









U300E	U300C		
7400 TPC28T	1 CPU RSVD MAO_CLKS_P20	H16 CPU RSVD MAO_RESET_L	7401 TPC28T
7403 TPC28T	1 CPU RSVD MAO_CLKS_P16	H18 CPU RSVD MAO_RESET_L	7402 TPC28T
7404 TPC28T	1 CPU RSVD MAO_CLKS_P12	H20 CPU RSVD MAO_RESET_L	7405 TPC28T
7406 TPC28T	1 CPU RSVD MAO_CLKS_P08	H22 CPU RSVD MAO_RESET_L	7407 TPC28T
		H24 CPU RSVD MAO_RESET_L	7408 TPC28T
		H26 CPU RSVD MAO_RESET_L	7409 TPC28T
		H28 CPU RSVD MAO_RESET_L	7410 TPC28T
		H30 CPU RSVD MAO_RESET_L	
		H32 CPU RSVD MAO_RESET_L	
		H34 CPU RSVD MAO_RESET_L	
		H36 CPU RSVD MAO_RESET_L	
		H38 CPU RSVD MAO_RESET_L	
		H40 CPU RSVD MAO_RESET_L	
		H42 CPU RSVD MAO_RESET_L	
		H44 CPU RSVD MAO_RESET_L	
		H46 CPU RSVD MAO_RESET_L	
		H48 CPU RSVD MAO_RESET_L	
		H50 CPU RSVD MAO_RESET_L	
		H52 CPU RSVD MAO_RESET_L	
		H54 CPU RSVD MAO_RESET_L	
		H56 CPU RSVD MAO_RESET_L	
		H58 CPU RSVD MAO_RESET_L	
		H60 CPU RSVD MAO_RESET_L	
		H62 CPU RSVD MAO_RESET_L	
		H64 CPU RSVD MAO_RESET_L	
		H66 CPU RSVD MAO_RESET_L	
		H68 CPU RSVD MAO_RESET_L	
		H70 CPU RSVD MAO_RESET_L	
		H72 CPU RSVD MAO_RESET_L	
		H74 CPU RSVD MAO_RESET_L	
		H76 CPU RSVD MAO_RESET_L	
		H78 CPU RSVD MAO_RESET_L	
		H80 CPU RSVD MAO_RESET_L	
		H82 CPU RSVD MAO_RESET_L	
		H84 CPU RSVD MAO_RESET_L	
		H86 CPU RSVD MAO_RESET_L	
		H88 CPU RSVD MAO_RESET_L	
		H90 CPU RSVD MAO_RESET_L	
		H92 CPU RSVD MAO_RESET_L	
		H94 CPU RSVD MAO_RESET_L	
		H96 CPU RSVD MAO_RESET_L	
		H98 CPU RSVD MAO_RESET_L	
		H100 CPU RSVD MAO_RESET_L	




ASUS Title: AMD S1 CPU-DOR2
 Project Name: F3Ka / F3Ke
 Date: 10/25/2007 Rev: 2/0




« Kennedy_Zhang »




« Kennedy_Zhang »

STD. TYPE







« Kennedy_Zhang »




« Kennedy_Zhang »




ASUS		Title : RS690M VIDEO I/F	
ASUSTECH	Project Name	Engineer: SeanT_Chor	Rev
C	F3Ra / F3Ke		2.0
Date: 11/14/2007		Sheet: 11 of 16	



« Kennedy_Zhang »








	GPIO39	PCI_CLK4	PCI_CLK6	LPC_CLK_TPM	CLK_CBPC1
PULL HIGH	USE DEBUG STRAPS	USE INT. PULL	CPU IF:K8 DEFAULT	ROM TYPE: H, H = PCI ROM H, L = SPI ROM L, L = LPC ROM	DEFAULT
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	USE EXT. 48MHZ DEFAULT	CPU IF:P4 DEFAULT		



ASUS		Title: SB600 PWR/USB	
ASUSTECH CO., LTD.	Project Name	Engineer: SeanT_Chow	
C	F3U		Rev 2.0
Doc: 104_1-1-05-007	Sheet: 11	of	16


« Kennedy_Zhang »



ASUS		Title :POWER-ON SEQUENCE	
ASUSTek COMPUTER INC		Engineer: Sean1 Chou	
Size	Project Name	Rev	
Custom	F3Ka / F3Kc	2.0	
Date: 11/11/04, 2007	Sheet 32	of 62	


« Kennedy_Zhang »

Average supply current
 VDD33 103mA
 AVDD18+EVDD18 198mA
 VDD15 367mA




« Kennedy_Zhang »

AUDIO CODEC




Internal MIC Pre-Amplifier

(Follow F2J R1.1)



ASUS		Title : AUDIO CODEC-ALC660
ASUSTeK COMPUTER INC.		Engineer: Sean1 Chou
Size	Project Name	Rev 2.0
Custom	F3Ka / F3Ke	
Date: 8/18/04 2007		Sheet 36 of 82

« Kennedy_Zhang »




ASUS		Title : RICOH 5C832-PCI	
ASUSTek COMPUTER INC		Engineer: Sean1_Chou	
Size	Project Name	Rev	
Custom	F3Ka / F3Ke	2.0	
Date: 01/03_23 04:2007	Sheet	41	of 48


<< Kennedy_Zhang >>

DC FAN control

CPU FAN will be forced on:
 1) Thermal Sensor Over-temperature
 2) WATCHDOG asserted by EC



Thermal Sensor



Route CPU_THRM_DA and CPU_THRM_DC on the same layer

-----OTHER SIGNALS
 15 mils
 =====GND
 10 mils
 =====H_THERMDA(10 mils)
 10 mils
 =====H_THERMDC(10 mils)
 10 mils
 =====GND
 15 mils



-----OTHER SIGNALS

Avoid FSB Power




« Kennedy_Zhang »

ASUS		Title : THERMAL FAN CONTROL	
ASUSTek COMPUTER INC. HBL		Engineer: Sean1_Chow	
Ver	Project Name	Rev	
C	F3Ka / F3Kc	2.0	
Date: 05-13-2007		Sheet: 05	of 05

SATA_HDD(Default)




CD-ROM




ASUS		Title : HDD&ODD CONNECTOR	
ASUSTECH CO., LTD.		Engineer: <i>Sant1_Chow</i>	
Size	Project Name	Rev	
C	F3Ka / F3Ke	2/3	
Date: 08-10-25-2007	Drawn: 51	of	65

« Kennedy_Zhang »



- USB [3:0] -> USB PORT
- USB 4 -> NEW CARD
- USB 5 -> CAMERA
- USB 6 -> Finger Printer
- USB 7 -> WLAN (MPCI) & WWAN (MPCI)
- USB 8 -> BT Module
- USB 9 -> TVTUNER (MPCI)




« Kennedy_Zhang »

ASUS		Title : USB Port x4/USB CAMERA	
ASUSTek COMPUTER INC		Engineer: Sean1 Chou	
Size	Project Name		Rev
Custom	F3Ka / F3Ke		2.0
Date: 8/11/2007	Sheet	52	of 62


WLAN

MINI PCIEX CONNECTOR

Instead of Mini-PCIe latch connector. For cost down.



BLUETOOTH CONNECTOR



« Kennedy_Zhang »

ASUS		Title: MINI PCIEX & BT COM	
ASUSTEK COMPUTER INC.		Engineer: Sean1_Chou	
Ver	Project Name	Rev	
C	F3Ka / F3Ke	2/3	
Date: 08/14/2007		Sheet: 03	of 05


WWAN--Windigo

Only support in S0 Stage

H=4.0mm

+3.003V~+3.597V
Peak = 2.75A, Normal = 1.1A
+1.425V~+1.575V
Max= 375 mA




For Sierra WWAN





Height issue.
change to
220uF/6.3V

MINI_CARD_LATCH_52P
12G03000520

Windigo



+3.003V~+3.597V
Max= 250 mA





ASUS		Title : MINI Card-Windigo	
ASUSTek Computer INC.		Engineer: Sean1 Chou	
Size	Project Name		Rev
B	F3Ka / F3Ke		2.0
Date: 04/04/2007		Sheet 54 of 62	

<< Kennedy_Zhang >>

TV TUNER


R1.1 No22
change lower CON5500 and nut

PCIE Wake system function




+3.003V~+3.597V
Max= 750 mA

+1.425V~+1.575V
Max= 375 mA






+3.003V~+3.597V
Max= 250 mA

H=6.75mm



For New Minicard
SPEC increase power
to 2.75A




13G021043011 13G021043011

note: how to place

TV RF in Conn.





use 12G149001042
schematics part





R1.2
Part Number
14G152075002

ASUS		Title : TV TUNER CONN	
ASUSTek COMPUTER INC		Engineer: Sean1 Chou	
Size	Project Name	Rev	
B	F3Ka / F3Ke	2.0	
Date:	2007.7.11 04:30:07	Sheet	55 of 82


<< Kennedy_Zhang >>




TOUCH PAD SWITCH




for Cap. Lock




for Num Lock




for Scroll Lock




For SATA/IDE LED




For POWER LED




For BT LED




For WireLess LED



For BATTERY LED




Green: 07G015700341
Orange: 07G015700064



ASUS ASUS COMPUTER INC. Title: LEDSMTOUCHPAD
 Project Name: Engineer: Sean1_Chor
 C F3Ka / F3Ke
 Date: 10/15/2007

« Kennedy_Zhang »




DISCHARGE CIRCUIT



ASUS		Title : DISCHARGE CIRCUIT	
ASUSTek COMPUTER INC		Engineer: Sean1 Chou	
Site	Project Name	Date	Rev
Custom	F3Ka / F3Ke	2007.04.04	2.0
Date: 2007.04.04		Sheet: 57 of 82	

« Kennedy_Zhang »

LPC DEBUG CONNECTOR




ASUS		Title : DEBUG CIRCUITS	
ASUSTEK COMPUTER INC		Engineer: Sean1 Chou	
Site	Project Name		Rev
Custom	F3Ka / F3Ke		2.0
Date: 8/8/07	8/8/04	Sheet	58 of 82










« Kennedy_Zhang »

Without Battery & Pull out Adapter

Battery Connector





DC Power Jack





ASUS		Title : DC IN & SCREW HOLE	
ASUSTEK COMPUTER INC		Engineer: Sean1 Chou	
Size	Project Name	Rev	
Custom	F3Ka / F3Ke	2.0	
Date: 2007.04.04		Sheet: 60	of 62

« Kennedy_Zhang »

MDC CONN.




TPM CONN.



Pin 6: +3VA
 Pin 13: SMB_CLK
 Pin 14: SMB_DAT
 But R1F removes these three pins to reduce pin number!


ASUS		Title : TPM&MDC CONNECTOR	
ASUSTOR COMPUTER INC		Engineer: Sean1 Chou	
Size	Project Name		Rev
Custom	F3Ka / F3Ke		2.0
Date: 2007.04.20		Sheet	62 of 62

« Kennedy_Zhang »



ASUS		Title : Finger Printer	
ASUSTek Computer INC.		Engineer: Sean1_Chou	
Size	Project Name	Rev	
B	F3Ka / F3Ke	2.0	
Date:	日期: 04/2007	Sheet	63 of 62


<< Kennedy_Zhang >>



« Kennedy_Zhang »

U700E Part 6 of 7

P33	PCIE_VSS_1	VSS_95	L33
P34	PCIE_VSS_2	VSS_96	L6
P35	PCIE_VSS_3	VSS_97	M0
P36	PCIE_VSS_4	VSS_98	J26
P37	PCIE_VSS_5	VSS_99	M1
P38	PCIE_VSS_6	VSS_70	N14
P39	PCIE_VSS_7	VSS_71	N15
P40	PCIE_VSS_8	VSS_72	N19
P41	PCIE_VSS_9	VSS_73	N2
P42	PCIE_VSS_10	VSS_74	N3
P43	PCIE_VSS_11	VSS_75	N4
P44	PCIE_VSS_12	VSS_76	N5
P45	PCIE_VSS_13	VSS_77	R1
P46	PCIE_VSS_14	VSS_78	R2
P47	PCIE_VSS_15	VSS_79	P10
P48	PCIE_VSS_16	VSS_80	P11
P49	PCIE_VSS_17	VSS_81	P18
P50	PCIE_VSS_18	VSS_82	P19
A33	PCIE_VSS_19	VSS_83	P20
A34	PCIE_VSS_20	VSS_84	P21
A35	PCIE_VSS_21	VSS_85	P26
A36	PCIE_VSS_22	VSS_86	P27
A37	PCIE_VSS_23	VSS_87	B1
A38	PCIE_VSS_24	VSS_88	B2
A39	PCIE_VSS_25	VSS_89	B3
A40	PCIE_VSS_26	VSS_90	B4
A41	PCIE_VSS_27	VSS_91	R10
A42	PCIE_VSS_28	VSS_92	R11
A43	PCIE_VSS_29	VSS_93	R12
A44	PCIE_VSS_30	VSS_94	R13
A45	PCIE_VSS_31	VSS_95	A00
A46	PCIE_VSS_32	VSS_96	A01
A47	PCIE_VSS_33	VSS_97	A02
A48	PCIE_VSS_34	VSS_98	A03
A49	PCIE_VSS_35	VSS_99	A04
A50	PCIE_VSS_36	VSS_100	A05
A51	PCIE_VSS_37	VSS_101	A06
A52	PCIE_VSS_38	VSS_102	A07
A53	PCIE_VSS_39	VSS_103	A08
A54	PCIE_VSS_40	VSS_104	A09
A55	PCIE_VSS_41	VSS_105	A10
A56	PCIE_VSS_42	VSS_106	A11
A57	PCIE_VSS_43	VSS_107	A12
A58	PCIE_VSS_44	VSS_108	A13
A59	PCIE_VSS_45	VSS_109	A14
A60	PCIE_VSS_46	VSS_110	A15
A61	PCIE_VSS_47	VSS_111	A16
A62	PCIE_VSS_48	VSS_112	W10
A63	PCIE_VSS_49	VSS_113	W11
A64	PCIE_VSS_50	VSS_114	W12
A65	PCIE_VSS_51	VSS_115	W13
A66	PCIE_VSS_52	VSS_116	W14
A67	PCIE_VSS_53	VSS_117	A00
A68	PCIE_VSS_54	VSS_118	A01
A69	PCIE_VSS_55	VSS_119	A02
A70	PCIE_VSS_56	VSS_120	A03
A71	PCIE_VSS_57	VSS_121	A04
A72	PCIE_VSS_58	VSS_122	A05
A73	PCIE_VSS_59	VSS_123	A06
A74	PCIE_VSS_60	VSS_124	A07
A75	PCIE_VSS_61	VSS_125	A08
A76	PCIE_VSS_62	VSS_126	A09
A77	PCIE_VSS_63	VSS_127	A10
A78	PCIE_VSS_64	VSS_128	A11
A79	PCIE_VSS_65	VSS_129	A12
A80	PCIE_VSS_66	VSS_130	A13
A81	PCIE_VSS_67	VSS_131	A14
A82	PCIE_VSS_68	VSS_132	A15
A83	PCIE_VSS_69	VSS_133	A16
A84	PCIE_VSS_70	VSS_134	A00
A85	PCIE_VSS_71	VSS_135	A01
A86	PCIE_VSS_72	VSS_136	A02
A87	PCIE_VSS_73	VSS_137	A03
A88	PCIE_VSS_74	VSS_138	A04
A89	PCIE_VSS_75	VSS_139	A05
A90	PCIE_VSS_76	VSS_140	A06
A91	PCIE_VSS_77	VSS_141	A07
A92	PCIE_VSS_78	VSS_142	A08
A93	PCIE_VSS_79	VSS_143	A09
A94	PCIE_VSS_80	VSS_144	A10
A95	PCIE_VSS_81	VSS_145	A11
A96	PCIE_VSS_82	VSS_146	A12
A97	PCIE_VSS_83	VSS_147	A13
A98	PCIE_VSS_84	VSS_148	A14
A99	PCIE_VSS_85	VSS_149	A15
A100	PCIE_VSS_86	VSS_150	A16
A101	PCIE_VSS_87	VSS_151	A00
A102	PCIE_VSS_88	VSS_152	A01
A103	PCIE_VSS_89	VSS_153	A02
A104	PCIE_VSS_90	VSS_154	A03
A105	PCIE_VSS_91	VSS_155	A04
A106	PCIE_VSS_92	VSS_156	A05
A107	PCIE_VSS_93	VSS_157	A06
A108	PCIE_VSS_94	VSS_158	A07
A109	PCIE_VSS_95	VSS_159	A08
A110	PCIE_VSS_96	VSS_160	A09
A111	PCIE_VSS_97	VSS_161	A10
A112	PCIE_VSS_98	VSS_162	A11
A113	PCIE_VSS_99	VSS_163	A12
A114	PCIE_VSS_100	VSS_164	A13
A115	PCIE_VSS_101	VSS_165	A14
A116	PCIE_VSS_102	VSS_166	A15
A117	PCIE_VSS_103	VSS_167	A16
A118	PCIE_VSS_104	MECH_1	AR0
A119	PCIE_VSS_105	MECH_2	AR1
A120	PCIE_VSS_106	MECH_3	AR2
A121	PCIE_VSS_107	MECH_4	AR3
A122	PCIE_VSS_108	MECH_5	AR4
A123	PCIE_VSS_109	RSVD_4	AR5
A124	PCIE_VSS_110	RSVD_5	AR6
A125	PCIE_VSS_111	RSVD_6	AR7
A126	PCIE_VSS_112	RSVD_7	AR8
A127	PCIE_VSS_113	RSVD_8	AR9
A128	PCIE_VSS_114	RSVD_9	AR10
A129	PCIE_VSS_115	RSVD_10	AR11
A130	PCIE_VSS_116	RSVD_11	AR12
A131	PCIE_VSS_117	RSVD_12	AR13
A132	PCIE_VSS_118	RSVD_13	AR14
A133	PCIE_VSS_119	RSVD_14	AR15
A134	PCIE_VSS_120	RSVD_15	AR16
A135	PCIE_VSS_121	RSVD_16	AR17
A136	PCIE_VSS_122	RSVD_17	AR18
A137	PCIE_VSS_123	RSVD_18	AR19
A138	PCIE_VSS_124	RSVD_19	AR20
A139	PCIE_VSS_125	RSVD_20	AR21
A140	PCIE_VSS_126	RSVD_21	AR22
A141	PCIE_VSS_127	RSVD_22	AR23
A142	PCIE_VSS_128	RSVD_23	AR24
A143	PCIE_VSS_129	RSVD_24	AR25
A144	PCIE_VSS_130	RSVD_25	AR26
A145	PCIE_VSS_131	RSVD_26	AR27
A146	PCIE_VSS_132	RSVD_27	AR28
A147	PCIE_VSS_133	RSVD_28	AR29
A148	PCIE_VSS_134	RSVD_29	AR30
A149	PCIE_VSS_135	RSVD_30	AR31
A150	PCIE_VSS_136	RSVD_31	AR32
A151	PCIE_VSS_137	RSVD_32	AR33
A152	PCIE_VSS_138	RSVD_33	AR34
A153	PCIE_VSS_139	RSVD_34	AR35
A154	PCIE_VSS_140	RSVD_35	AR36
A155	PCIE_VSS_141	RSVD_36	AR37
A156	PCIE_VSS_142	RSVD_37	AR38
A157	PCIE_VSS_143	RSVD_38	AR39
A158	PCIE_VSS_144	RSVD_39	AR40
A159	PCIE_VSS_145	RSVD_40	AR41
A160	PCIE_VSS_146	RSVD_41	AR42
A161	PCIE_VSS_147	RSVD_42	AR43
A162	PCIE_VSS_148	RSVD_43	AR44
A163	PCIE_VSS_149	RSVD_44	AR45
A164	PCIE_VSS_150	RSVD_45	AR46
A165	PCIE_VSS_151	RSVD_46	AR47
A166	PCIE_VSS_152	RSVD_47	AR48
A167	PCIE_VSS_153	RSVD_48	AR49
A168	PCIE_VSS_154	RSVD_49	AR50
A169	PCIE_VSS_155	RSVD_50	AR51
A170	PCIE_VSS_156	RSVD_51	AR52
A171	PCIE_VSS_157	RSVD_52	AR53
A172	PCIE_VSS_158	RSVD_53	AR54
A173	PCIE_VSS_159	RSVD_54	AR55
A174	PCIE_VSS_160	RSVD_55	AR56
A175	PCIE_VSS_161	RSVD_56	AR57
A176	PCIE_VSS_162	RSVD_57	AR58
A177	PCIE_VSS_163	RSVD_58	AR59
A178	PCIE_VSS_164	RSVD_59	AR60
A179	PCIE_VSS_165	RSVD_60	AR61
A180	PCIE_VSS_166	RSVD_61	AR62
A181	PCIE_VSS_167	RSVD_62	AR63
A182	PCIE_VSS_168	RSVD_63	AR64
A183	PCIE_VSS_169	RSVD_64	AR65
A184	PCIE_VSS_170	RSVD_65	AR66
A185	PCIE_VSS_171	RSVD_66	AR67
A186	PCIE_VSS_172	RSVD_67	AR68
A187	PCIE_VSS_173	RSVD_68	AR69
A188	PCIE_VSS_174	RSVD_69	AR70
A189	PCIE_VSS_175	RSVD_70	AR71
A190	PCIE_VSS_176	RSVD_71	AR72
A191	PCIE_VSS_177	RSVD_72	AR73
A192	PCIE_VSS_178	RSVD_73	AR74
A193	PCIE_VSS_179	RSVD_74	AR75
A194	PCIE_VSS_180	RSVD_75	AR76
A195	PCIE_VSS_181	RSVD_76	AR77
A196	PCIE_VSS_182	RSVD_77	AR78
A197	PCIE_VSS_183	RSVD_78	AR79
A198	PCIE_VSS_184	RSVD_79	AR80
A199	PCIE_VSS_185	RSVD_80	AR81
A200	PCIE_VSS_186	RSVD_81	AR82
A201	PCIE_VSS_187	RSVD_82	AR83
A202	PCIE_VSS_188	RSVD_83	AR84
A203	PCIE_VSS_189	RSVD_84	AR85
A204	PCIE_VSS_190	RSVD_85	AR86
A205	PCIE_VSS_191	RSVD_86	AR87
A206	PCIE_VSS_192	RSVD_87	AR88
A207	PCIE_VSS_193	RSVD_88	AR89
A208	PCIE_VSS_194	RSVD_89	AR90
A209	PCIE_VSS_195	RSVD_90	AR91
A210	PCIE_VSS_196	RSVD_91	AR92
A211	PCIE_VSS_197	RSVD_92	AR93
A212	PCIE_VSS_198	RSVD_93	AR94
A213	PCIE_VSS_199	RSVD_94	AR95
A214	PCIE_VSS_200	RSVD_95	AR96
A215	PCIE_VSS_201	RSVD_96	AR97
A216	PCIE_VSS_202	RSVD_97	AR98
A217	PCIE_VSS_203	RSVD_98	AR99
A218	PCIE_VSS_204	RSVD_99	AR100
A219	PCIE_VSS_205	RSVD_100	AR101
A220	PCIE_VSS_206	RSVD_101	AR102
A221	PCIE_VSS_207	RSVD_102	AR103
A222	PCIE_VSS_208	RSVD_103	AR104
A223	PCIE_VSS_209	RSVD_104	AR105
A224	PCIE_VSS_210	RSVD_105	AR106
A225	PCIE_VSS_211	RSVD_106	AR107
A226	PCIE_VSS_212	RSVD_107	AR108
A227	PCIE_VSS_213	RSVD_108	AR109
A228	PCIE_VSS_214	RSVD_109	AR110
A229	PCIE_VSS_215	RSVD_110	AR111
A230	PCIE_VSS_216	RSVD_111	AR112
A231	PCIE_VSS_217	RSVD_112	AR113
A232	PCIE_VSS_218	RSVD_113	AR114
A233	PCIE_VSS_219	RSVD_114	AR115
A234	PCIE_VSS_220	RSVD_115	AR116
A235	PCIE_VSS_221	RSVD_116	AR117
A236	PCIE_VSS_222	RSVD_117	AR118
A237	PCIE_VSS_223	RSVD_118	AR119
A238	PCIE_VSS_224	RSVD_119	AR120
A239	PCIE_VSS_225	RSVD_120	AR121
A240	PCIE_VSS_226	RSVD_121	AR122
A241	PCIE_VSS_227	RSVD_122	AR123
A242	PCIE_VSS_228	RSVD_123	AR124
A243	PCIE_VSS_229	RSVD_124	AR125
A244	PCIE_VSS_230	RSVD_125	AR126
A245	PCIE_VSS_231	RSVD_126	AR127
A246	PCIE_VSS_232	RSVD_127	AR128
A247	PCIE_VSS_233	RSVD_128	AR129
A248	PCIE_VSS_234	RSVD_129	AR130
A249	PCIE_VSS_235	RSVD_130	AR131
A250	PCIE_VSS_236	RSVD_131	AR132
A251	PCIE_VSS_237	RSVD_132	AR133
A252	PCIE_VSS_238	RSVD_133	AR134
A253	PCIE_VSS_239	RSVD_134	AR135
A254	PCIE_VSS_240	RSVD_135	AR136
A255	PCIE_VSS_241	RSVD_136	AR137
A256	PCIE_VSS_242	RSVD_137	AR138
A257	PCIE_VSS_243	RSVD_138	AR139
A258	PCIE_VSS_244	RSVD_139	AR140
A259	PCIE_VSS_245	RSVD_140	AR141
A260	PCIE_VSS_246	RSVD_141	AR142
A261	PCIE_VSS_247	RSVD_142	AR143
A262	PCIE_VSS_248	RSVD_143	AR144
A263	PCIE_VSS_249	RSVD_144	AR145
A264	PCIE_VSS_250	RSVD_145	AR146
A265	PCIE_VSS_251	RSVD_146	AR147
A266	PCIE_VSS_252	RSVD_147	AR148
A267	PCIE_VSS_253	RSVD_148	AR149
A268	PCIE_VSS_254	RSVD_149	AR150
A269	PCIE_VSS_255	RSVD_150	AR151
A270	PCIE_VSS_256	RSVD_151	AR152
A271	PCIE_VSS_257	RSVD_152	AR153
A272	PCIE_VSS_258	RSVD_153	AR154
A273	PCIE_VSS_259	RSVD_154	AR155
A274	PCIE_VSS_260	RSVD_155	AR156
A275	PCIE_VSS_261	RSVD_156	AR157
A276	PCIE_VSS_262	RSVD_157	AR158
A277	PCIE_VSS_263	RSVD_158	AR159
A278	PCIE_VSS_264	RSVD_159	AR160
A279	PCIE_VSS_265	RSVD_160	AR161
A280	PCIE_VSS_266	RSVD_161	AR162
A281	PCIE_VSS_267	RSVD_162	AR163
A282	PCIE_VSS_268	RSVD_163	AR164
A283	PCIE_VSS_269	RSVD_164	AR165
A284	PCIE_VSS_270	RSVD_165	AR166
A285	PCIE_VSS_271	RSVD_166	AR167
A286	PCIE_VSS_272	RSVD_167	AR168
A287	PCIE_VSS_273	RSVD_168	AR169
A288	PCIE_VSS_274	RSVD_169	AR170
A289	PCIE_VSS_275	RSVD_170	AR171
A290	PCIE_VSS_276	RSVD_171	AR172
A291	PCIE_VSS_277	RSVD_172	AR173
A292	PCIE_VSS_278	RSVD_173	AR174
A293	PCIE_VSS_279	RSVD_174	AR175
A294	PCIE_VSS_280	RSVD_175	AR176
A295	PCIE_VSS_281	RSVD_176	AR177
A296	PCIE_VSS_282	RSVD_177	AR178
A297	PCIE_VSS_283	RSVD_178	AR179
A298	PCIE_VSS_284	RSVD_179	AR180
A299	PCIE_VSS_285	RSVD_180	






« Kennedy_Zhang »

A0

Swapable A1


03G15133F110



VDD/VDDQ = 1.8V


Place near right VRAM >>

<< Place near left VRAM



ASUS Title: ATL M76/G4-M VRAM A
ASUSTeX COMPUTER INC. NBS Engineer: Sean1 Chou
Size: Custom Project Name: F3Ka / F3Ke Rev: 2.0
Date: 星期五, 五月04, 2007 Sheet: 74 of 82

<<< Kennedy_Zhang >>>




ASUS		Title : LVDS SWITCH	
		ASUSTek COMPUTER INC. NBS	Engineer: Sean Chou
Size	Project Name	F3Ka / F3Ke	Rev
B			2.0
Date: 2007.04.04		Sheet	76 of 82

<< Kennedy_Zhang >>

F3U Power On sequence block

10 ^{47-66ms} 11



Power On Sequence
 1 → 16

ASUS		Title Power On sequence block	
ASUSTEK COMPUTER INC.		Engineer: Sean Chou	
Ver	Project Name	Rev	
C	F3Ua / F3Ue	2a	
Date: 2007-10-25-2007		Sheet: 75	of 85

« Kennedy_Zhang »


REVISION LIST

F3U revision list

- R1.0 2006/09/13
- R1.1 2006/10/02
- NO1 Page3 : R321 change to pull up to +3VSUS
- NO2 Page20 : Mount R2009 for SATA 25MHz crystal oscilation with 10Mohm
- NO3 Page21: Exchange EXTSMI# and KB_SC# GEVENT at SB600 for Power leakage problem
- Page30: Add 10Kohm resistor pull up on EXTSMI# to follow EC pin assignment v1.13
- NO4 Page20,21: Change BTLED_ON# and WLAN_LED_EN# to GPIO31, GPIO32
- NO5 Page30: Cut off Force_off# path to EC_RST# logic
- NO6 Page42: Add R4205 serial resistor at PERST#, SHDN# control pin change to SUSC_ON, AUXIN power change to +3V
- Page58: R5801 pull up change to +3V power






		Title: Power On sequence block	
ASUSTeK COMPUTER INC.		Engineer: Sean Chou	
Ver	Project Name	Rev	
C	F3Ka / F3Ke	2.0	
Date: 2007-10-25 2007		Sheet: 13 of 25	

« Kennedy_Zhang »




« Kennedy_Zhang »

ASUS Title : POWER_VCORE
 Engineer:
 Date: 2007.04.03 Sheet 80 of 85




ASUS		Title : POWER_SYSTEM	
Engineer:		Rev	
Size	Project Name	Rev	
Custom	F3Ka	2/0	
Date: 8/18/04	8/18/04	Sheet	81 of 88

« Kennedy_Zhang »




« Kennedy_Zhang »

ASUS Title: POWER_IO_NB & 1.2VSUS
 Engineer:
 <<OrigName>>
 Project Name
 Size: Custom F3Ka Rev
 Date: 8/15/04 2002 Sheet 82 of 85




« Kennedy_Zhang »

ASUS		Title : POWER_LV0_DDR & VTT	
--<OrigName--		Engineer:	
Size	Project Name	Rev	
Custom	F3Ka	2.0	
Date: 2007.04.04		Sheet	83 of 98



SR_0123-07


1.5VS




<< Kennedy_Zhang >>

ASUS		Title : POWER +2.5VS&+1.5VS	
-<CrgName>		Engineer:	
Size	Project Name		Rev
Custom	F3Ka		2.0
Date: 11/11/04	11/04/2007	Sheet	84 of 95

ATI_GPIO21	+BBP
0	0.95V
1	1.5V




ATI_GPIO21	-BBN
0	GND
1	-0.5V



ASUS Title : POWER_VGA_OTHER
 Engineer:
 <OrgName>
 Size Project Name Rev
 B F3Ka 2.0
 Date: 2007.04.04 Sheet 86 of 95

<< Kennedy_Zhang >>


BATTERY UVP CIRCUIT



ASUS		Title : POWER_SHUTDOWN#
<OrgName>		Engineer:
Size	Project Name	Rev
B	F3Ka	2.0
Date: 2007. 7. 11 04. 2007	Sheet	87 of 95

<< Kennedy_Zhang >>

POWER PATH & BAT_LEARN
90W-->4.73A



« Kennedy_Zhang »

ASUS		Title : POWER_CHARGER	
Design	Project Name	Rev	
C	F3R1a	2.0	
Date: 2018-11-25 10:07	Sheet: 01 of 01		

D

D

C


C

B

B


A

A


		Title : POWER_PIC
<OrgName>		Engineer:
Size	Project Name	Rev
A	F3Ka	2.0
Date: 星期六, 五月 04, 2007		Sheet 89 of 95

← Kennedy_Zhang →


BATTERY IN DETECT



ADAPTER IN DETECT




+2.5VREF




ASUS		Title : POWER_DETECT	
<<OrigName>>		Engineer:	
Site	Project Name	Rev	
Custom	F3Ka	2.0	
Date: 8/15/04	8/15/04	Sheet	80 of 88

« Kennedy_Zhang »


SUSC#_PWR POWER




SUSB#_PWR POWER



For PowerXpress






F3Ka	Design rating
(0.01A)	(0.15A)
(0.01A)	(0.15A)
(0.12A)	(0.15A)
(0.635A) (1.3A)	(9.5A)
(1.125A) (0.5A) (4.5A)	
(0.605A)	
(0.01A) (0.3A)	(6.1A)
(2.2A) (3.587A) (0.01A)	
(3.19A) (1.6A)	(5A)
(0.22A)	(4A)
(4A)	(4A)
(1.15A) (0.8A)	(16A)
(5.55A) (6.5A) (2.0A)	
M76 (20A)	(20A)
(1.3A)	(1.3A)
(35A)	(35A)


« Kennedy_Zhang »

POWER GOOD DETECTOR




« Kennedy_Zhang »

ASUS		Title : POWER_PROTECT	
<OrigName>		Engineer:	
Site	Project Name	Rev	
Custom	F3Ka	2.0	
Date: 8/15/04	8/15/04	Sheet	83 of 88



FOR POWER TEST



ASUS		Title : POWER_SIGNAL
<OrgName>		Engineer:
Size B	Project Name F3Ka	Rev 2.0
Date: 2007. 7. 11 04, 2007	Sheet 84	of 95

<< Kennedy_Zhang >>

D

D

C


C

B

B

A

A

		Title : History
ASUSTek Computer INC. NB1		Engineer:
Size	Project Name	Rev
A	F3Ka	2.0
Date: 星期五 五月 04, 2007		Sheet 95 of 95

← Kennedy_Zhang →

12/08
20. RGB circuits modify
21. P53, P54 add common choke
3. CE5200, CE5203 change package, USB add power name
4. New card change 1.5V_PP
5. delete 0 ohm on P76 switch
6. net name LSP_F0A3# test point; TVTUNER_ON# pull high to P55; VGNDD change to GND
8. change F1205, C11201, L1202 and relative power name.
9. unmount R1205, R2149 change AVDDA1A7A5 lead to 2A
16. (SB) FAN2012:0 & F526:10 & VGNDD & VIN12:71 use 10K to GND
12/12
13. power name +3VS_VGATHEM
15. change R5C33 and unmount C4007
12/13
15. add power name +3VS_CB & +3VS_FF, UIM_PWR_CON
14. swap VRAM
17/4
16. swap DDR, VRAM again
15. follow F30; Delete R1120, R1121, R1122, R1123, D1100, Q1101, Change U1101 to 74126 to reduce cost
12/15
15. swap DDR
17/6
15. Change C2038 to mounting component to meet ATI's requirement
19. change P11 AVDD to NB_AVDD to prevent short with P83
20. change package: U311, U711, P8300, XZ001, XZ002, XZ003, U3602
21. delete 5 unknown line at P74; N17626888, N17631382, N17635879, and 1 power line: N62696617
22. delete another WMA_MFC / WMA_MFC port at F36
23. C3809C1100, C21500, C5908 package: C55000-000, change 1109A1210754
24. C3809C1100, C21500, C5908 change to 1 inverter for convenience
12/20
25. change USB power plane
12/21
25. USB common choke swap (LP31, 1394) & swap USB 5,6,8
25. follow F30, Change D5206, D5207, D5208, D5209 to mounting component to Protect the SB USB ports
12/25
25. add C4010 for EM
12/26
39. swap LPC_A53, LPC_LDRQ#1 to termination, CLK_CRPCT, LPC_CLK, LPC_CLK_FWM, LPC_CLK_EC to RC
12/27
39. R3701, R3626, C3629 connect to GND_AUDIO
12/30
14. add JP for RGB layout
1/3
13. D4200, R7200 change part
1/5
13. U4100, U5501 change part
3/4
C400-C403 mount
39. follow SB 600 errata, change R2022, R2023, R2024 to 680 ohm
36. C3611, C3614 unmount mistake, change to mount part
37. change power circuits

R1.1 2007/01/23
No1, Page42, Strap correction.
No1, Page42, add pull high and change RC value for sequence. and C7300 change X7R
No1, Page40, add pull up [0:3] to [0:0]
No1, Page41, add pull up [0:3] to [0:0]
No1, Page41, KB connect internal. use case of M76:256MB, M64:128MB
No6, Page21, follow Demo circuits. change to 1uF
No8, Page73, follow ref131-5, delete VDDR45 3.3V path & IVDDR 3.3V for M76M, 2.5V for M64M
No9, Page54, unmount R405 (del. RST of WMA) for SB function.
No10, Page48, C4502 change to 0.1uF for fixing white screen from CMOS setup. change to 0.22uF
No11, Page49, SS clock gm will be changed to ICS252 R2949 39.2ohm for M64, R2953 82ohm for M76
No12, Page29, A_RST# to LAN use MOS for leakage issue
No13, Page29, A_RST# to LAN use MOS for leakage issue
No14, Page55, unmount R5501 for not supporting TV wake function
No15, Page41, A_RST# to LAN use MOS for leakage issue
No16, Page33, A_RST# to LAN use MOS for leakage issue
No17, Page41, add option for using use for inverter 1 and inverter 2 and CE4501 change to H=1.1
No18, Page52, USB ESD diode need mount
No19, Page41, add VGNDD_SEL to control external power on/off. 3/21; reserve 1K pull high
No20, Page46, change R4626 & R4627 to 2.7K ohm for CRT detect issue, R4623 & R4624 for DVI function
No21, Page46, change R4626 & R4627 to 2.7K ohm for USB eye diagram
No22, Page55, change R2017 to 499 ohm for ATI suggestion
No23, Page55, change R4510, R4509, R4508 swap
No24, Page50, modify RST# path to EC reset. for R4600 does the same function, change branch to page 45
No25, Page50, modify RST# path to EC reset. for R4600 does the same function, change branch to page 45
No26, Page20, modify RST# path to EC reset. for R4600 does the same function, change branch to page 45
No27, Page20, modify RST# path to EC reset. for R4600 does the same function, change branch to page 45
No27, Page20, modify RST# path to EC reset. for R4600 does the same function, change branch to page 45
R1.2 2007/03/15
No1, Page70, change U7000 to G781-1 and control from EC (unmount R7067, R7068, mount R7064, R7065),
VGA_ALARM# connect to EC GPD5
No2, Page40, add R4006 (22 ohm) for MD109 damping resistor
No3, Page21, CPPPA_DET# from NEM_CAD0 to SB601_GPM2#
No4, Page70, change R70 P/N to R13100011014520
No5, Page20, change R2017 to 499 ohm for ATI suggestion
No6, Page70, Onload error -> R5003 optional 1K6 base symbol error, R5405 & R5501 /X error
No7, Page70, R7048 change to /W76, can't be mounted at M64
No8, Page40, add force G78# path to EC reset.
No9, Page11, 20, follow PowerXpress latest spec, change LVDS_SEL to NB_DFT_GP104
No10, Page21, change DACX_LIGHT enable pin to ELCON Page76, change LVDS_SEL# power domain: +5VS
No11, Page36, 37, audio amp and relative circuits change
No12, Page70, reserved VGA internal thermal sensor path
No13, Page50, change FAN control circuits
No14, Page70-76, for PowerXpress, change +1.8VS, +3VS, +2.5VS to +1.8VS_VGA, +3VS_VGA, +2.5VS_VGA
No15, Page41, add PowerXpress and RST# circuit. add R15_VGA_RST# from SB
No16, Page46, add NB path to CRT and DVI
No17, Page35, change TV tuner conn. P/N 146152075002
No18, Page60, DC Jack change P/N to 1241453103V
No19, Page11, for DVI HPD, mount R1114 and unmount R1140
No20, Page63, swap finger print usb
No21, Page70, change R87000 to discrete R, overtemp & alarm connect to +3VS for correct function, delete R7071 & add R5000 pull high to +3VS
No22, Page33, add 10pF at BT_DET# for EM1
No23, Page11, delete R1103 and DACMDC_NB is directly driven from NB, change R1128, R1129 to R4606, R4607
No24, delete Ohm: R1100, R1117, R1118, R2011, R2012, R2013, R2021, R2034, R2035, R2113, R2125, R2128, R2130, R2132, R2143, R3011, R3014, R3209, R3301, R3304, R3305, R3311, R5502, R7053
delete no necessary item: Q3003
No24, Page30, delete R3000 -> JP3003, R3001 -> JP3002, R3010 -> JP3004
Page21, delete R2111 -> JP3002
Page33, delete R5307 -> JP5301, R5308 -> JP5302
R2.0 2007/03/27
No25, Page45, R4526 = 33 ohm, C4502 = 1uF
No26, Page4, follow F30, change C400-C403 to 2.2pF
No1, Page70, VRAM SIZE strap VGA_GP10[13:11] changed, vendor table changed
Page70, change memory table
No2, Page59, unmount all B channel for F3Ke
No3, Page57, add 5 discharge circuits for PowerXpress
No4, Page59, reserve LVDS_SEL 18 inversion circuits
No5, Page46, delete D4620, add O4603 for HPD polarity reservation (follow F30)
No6, Page29, reserve U501 PPT# to +3VS_VGA for power down when display from internal VGA
No7, Page, change RN to 0603 size
Page5, delete colley common choke: L4200, L4523, L4530, L4608, L4609, L4611, L4613, L4614, L6301
L4615, L4616, L5200, L5202, L5204, L5206, L5300, L5301, L5400, L5502
No8, Page55, change Bcs# Footprint
No9, Page42, change R4200 from 499 ohm to 549 ohm for RGB EA measurement
No10, Page76, connect to +3VS
No11, Page46, for leakage
No12, Page20, C2025, C2027 change 15pF
No13, Page40, change name: F06A300 -> CON6300
No14, Page70, memory size table modified

Post R2.0 2007/04/17
No1, change R11 2N7002 to 075005000214
No2, Page 29, change ICS252 Part No. to 06G011494010
No3, Page 70, change Hynix (16*16) Part No. to 03G151236215
No4, Page 71, modify +3VS_VGA_DELAY timing
No5, Page 11, change Q1100 R1115, and R1116 for fast rising time
R2.0_0504 2007/05/04
No1, For F3Ke PR Hynix VRAM Resistance Strap

<< Kennedy_Zhang >>

ASUS		Title : Modified list	
ASUSTeK Computer Inc.		Engineer: Seanf_Chou	
Ver	Project Name	Rev	
C	F3Ke / F3Ke	29	
Date	2007-03-27	Sheet	99 of 99