

First International Computer, Inc

Protable Computer Group HW Department

Board name : Mother Board Schematic

Project : MB02

Version : 0.2A

Initial Date : September/20 2002

Manager Sign by : Eric_Yang

Drawing by : Steven Hsu

Total confirm by : Adam Cho

LAN Circuit check by : Vivian Chen

Audio Circuit check by : Annie Wang

1. Schematic Page Description :
2. PCI & IRQ & DMA Description :
3. Block Diagram :
4. Net name Description :
5. Board Stack up Description :
6. Schematic modify Item and History :
7. Power on & off & S3 Sequence :
8. Layout Guideline :
9. Switch setting :

Confidential

FIC International Computer, Inc. 7FL_NO266, SEC.1, WENHWA 2nd RD, LINKOU HSIANG, 244 TAIPEI, TAIWAN, ROC (886-2)2600-8818		
Title	MB02(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
C	Title	0.2A
Date:	Thursday, December 19, 2002	Sheet 1 of 66

1. Schematic Page Description :

Carmel (FIC MB02) Schematic Ver : 0.2A

- | | | |
|--|--------------------------------|------------------------|
| 1. TITLE | 26. R5C551(1394) | 51. AC97 CODEC(ALC202) |
| 2. Top Sheet | 27. R5C551(CardBus) | 52. CD SOUND & MICIN |
| 3. Block Diagram | 28. CardBus Power switch | 53. AUDIO POWER |
| 4. Annotations | 29. CRT Port | 54. AMP TPA2020 |
| 5. Schematic Modify | 30. LCD CNN | 55. DIP SW & LID SW |
| 6. POWER ON/OFF TIMING | 31. LAN 82562EZ(82541EI) & CNN | 56. MDC/Blue Tooth CNN |
| 7. DDR Layout Guideline | 32. SW & DD CNN | 57. Calexico MINI PCI |
| 8. Micro-FCPGA BANIAS (1/2) | 33. PRIMARY IDE | |
| 9. Micro-FCPGA BANIAS (2/2) / Fan | 34. CDROM CNN | |
| 10. Power (VCORE_CPU -> Max1907 / Max1980) | 35. FirmWare Hub (FWH) | |
| 11. Power (VCCP / 1.2VDDM -> Max1845) | 36. USB CNN | |
| 12. Thermal Sensor (Max1617A) | 37. LPC KBC M3885x | |
| 13. ITP700FLEX Port | 38. Glide Pad/INT KB | |
| 14. Clock Generator (Cypress CY28346ZC) | 39. PMU08 | |
| 15. Montara GM(1/3) | 40. Reset Circuit | |
| 16. Montara GM (2/3) | 41. ASIC-B0 | |
| 17. Montara GM(3/3) | 42. ACIN | |
| 18. ICH4-M (1/3) | 43. DCIN | |
| 19. ICH4-M (2/3) | 44. MAIN BATTERY CNN | |
| 20. ICH4-M (3/3) | 45. BATTERY SELECT | |
| 21. Power (1.5VDDA/1.5VDD/ GigaLAN Power) | 46. CHARGE CIRCUIT | |
| 22. PCI / LPC Pullup/Down | 47. Battery Voltage Sense | |
| 23. DDR SDRAM SO-DIMM | 48. Power (PMU3V / PMU5V) | |
| 24. DDR SDRAM Pullup | 49. Power (3VDDS / 5VDDS) | |
| 25. DDR SDRAM Power (-> Max1714A/ Max1809) | 50. Power (3VDDM / 5VDDM) | |

2. PCI & IRQ & DMA Description :

IDSEL	CHIP
AD17	Mini PCI Wireless LAN
AD23	R5C551(1394&CardBus)
AD24	ICH4-M Embedded Lan/ Intel 82540EM

PCIINT	CHIP
IRQA	MiniPCI / CardBus
IRQB	MiniPCI / IEEE 1394/ AC97
IRQC	Intel 82540EM
IRQD	ICH4-M Embedded USB2.0

BUSMASTER

REQ	CHIP
REQ0 / GNT0	Mini PCI Lan
REQ1 / GNT1	R5C551(1394&CardBus)
REQ2 / GNT2	Mini PCI Modem
REQ3 / GNT3	
REQ4 / GNT4	Intel 82540EM

IRQ Channel	Description
IRQ0	System timer
IRQ1	Keyboard
IRQ2	(Casacde)
IRQ3	LAN / MODEM
IRQ4	Serial Port
IRQ5	AUDIO / VGA / USB
IRQ6	FLOPPY DISK
IRQ7	LPT
IRQ8	RTC
IRQ9	ACPI
IRQ10	FIR (Disable by default) (MODEM/LAN)
IRQ11	Cardbus
IRQ12	PS/2 mouse
IRQ13	FPU
IRQ14	HDD
IRQ15	CDROM


DMA Channel	Device
DMA0	FIR (disable by default) (MODEM / LAN)
DMA1	ECP
DMA2	FLOPPY DISK
DMA3	AUDIO
DMA4	(Cascade)
DMA5	Unused
DMA6	Unused
DMA7	Unused

FIC International Computer, Inc.

7FL_NO286.SEC.1.WENHWA 2nd RD. LINKOU HSIANG,
244 TAIPEI, TAIWAN,ROC
(886-2)2800-8818

Title	MB02(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
C	Schematic Page Description :	0.2A
Date	Thursday, December 19, 2002	Sheet 2 of 68

3. Block Diagram :



4. Net name Description :

Voltage Rails

DCIN	Primary DC system power supply
PMU5V	5.0V always on power rail by LATCH or ACIN
PMU3V	3.3V always on power rail by LATCH or ACIN
3VDDA	3V always on power rail by DCON from PMU08
5VDDA	5V always on power rail by DCON from PMU08
1.5VDDA	1.5V always on power rail from 3VDDA
3VDDSD	3V switched power rail by PSUSC0, and exist at STR
5VDDSD	5V switched power rail by PSUSC0, and exist at STR
2.5VDDSD	2.5V power rail controlled by PSUSC0, and exist at STR
1.5VDDSD	1.5V power rail controlled by PSUSC0, and exist at STR
LAN 1.2VDDSD	1.2V power rail from 3VDDSD by LDO, and exist at STR
LAN 1.8VDDSD	1.8V power rail from 3VDDSD by LDO, and exist at STR
12VDDM	12V power rail controlled by SUSTAT_B0
3VDDM	3.3V switched power rail by SUSTAT_B0
5VDDM	5.0V switched power rail by SUSTAT_B0
2.5VDDM	2.5V switched power rail by SUSTAT_B0
1.5VDDM	1.5V switched power rail by SUSTAT_B0
1.8VDDM	1.8V power rail controlled by SUSTAT_B0
VCCP	0.9V-1.105V power rail for CPU controlled by SYS_PWROK
Vcore_CPU	0.7V-1.708V power rail for CPU controlled by VR_ON
1.2VDDM	1.2V power rail controlled by SYS_PWROK

Part Naming Conventions

C	= Capacitor
CN	= Connector
D	= Diode
F	= Fuse
L	= Inductor
Q	= Transistor
R	= Resistor
RP	= Resistor Pack
U	= Arbitrary Logic Device
Y	= Crystal and Osc

Net Name Suffix

0 = Active Low signal

Signal Conditioning

D	= Damped (by a resistor)
Q	= Isolated (by a Q-switch)
L	= Filtered (by an inductor or bead)

5. Board Stack up Description :

PCB Layers

Trace Impedance: 55ohm+_15%

Copper	Trace Width	Layer No	Dielectric	Layer Type	Layer Signals	Thickness
1/2oz	5mil	Layer 1		TOP(MicroStrip)		0.7mil
		(2116)	4mil			4mil
1oz		Layer 2		GND		6mil
		(1506)	6mil			6mil
1oz	4mil	Layer 3		IN1(StripLine)(High Speed)	AGTL+, CLK, SDRAM	1.4mil
		(1506)	6mil		HUB_LINK, LVDS,	6mil
1oz	4mil	Layer 4		IN2(StripLine)(High Speed)	USB2.0, FW, AC97	1.4mil
		(1506)	6mil			6mil
1oz		Layer 5		GND		1.4mil
		(1506)	6mil			6mil
1oz	4mil	Layer 6		IN3(StripLine)(Others)	PCI, IDE	1.4mil
		(1506)	6mil			6mil
1oz		Layer 7		VCC		1.4mil
		(2116)	4mil			4mil
1/2oz	5mil	Layer 8		BOTTOM(MicroStrip)		0.7mil
						1.214mm

POWER RAIL	DESTINATION	VOLTAGE	S0 CURRENT
VCCORE_CPU	Banias	0.7-1.708V	32A
VCCP	Banias	0.9-1.105V	2.5A
	MontaraGM		0.72A
1.8VDDM	Banias (PLL)	1.8V	0.3A
	ICH4M (PLL)		0.099A
1.2VDDM	MontaraGM	1.2V	1.89A
	(CORE, HUB, DDRDDL)		(1.4A, 0.09A, 0.4A)
1.5VDDM	MontaraGM	1.5V	0.23A
	(LVDS, DAC, DVO)		(0.07A, 0.07A, 0.09A)
	ICH4M (CORE)		0.5A
2.5VDDSD	MontaraGM	2.5V	2.12A
	(DDR, LVDSIO)		(2.07A, 0.05A)
	DDR RAM		1.046A(Idle) 1.692A (Run 3DMark)
	R5C551		0.13A
	82541EI		0.22A
1.25VDDM	DDR RAM	1.25V	0.0769A
1.5VDDSD	ICH4M (LAN)	1.5V	0.0155A
1.2VDDSD	82541EI	1.2V	0.47A
1.5VDDA	ICH4M (SUS)	1.5V	0.0675A
3VDDM	ICH4M (IO)	3.3V	0.528A
	R5C551		0.13A
	MiniPCI		
	FWH BIOS		
	LPC KBC		0.0308A (Idle)
	AC97 CODEC		0.0461A (Idle)
	CLK GEN		0.36A
	LVDS		0.246A
3VDDSD	ICH4M (LAN)	3.3V	0.0092A
	R5C551		
	MiniPCI		
	82540EM		0.15A
	PCMCIA VCCA		
3VDDA	ICH4M (SUS)	3.3V	0.165A
5VDDM	AMP2020		0.0615A (Idle) 0.338A (Run)
	CDROM		0.0461A (Idle) 0.677-0.8A (Run)
	HDD		0.0461A (Idle) 0.492A (Run)
	INT KB/ INT MS		
	INVERTER		0.0615A (Idle) 0.569A (Run)
5VDDSD	PCMCIA VCCA		
5VDDA	ICH4M		10UA
	USB		
PMU3V	PMU08		0.0615A
PMU5V	ASIC_B0		0.0615A

VCCORE_CPU	highest frequency mode	1.356V
	lowest frequency mode	0.844V
	deeper sleep	0.748V

FIC International Computer, Inc.

7FL-NO266 SEC 1, WENHWA 2nd RD, LINKOU HSIANG,
244 TAIPEI, TAIWAN, ROC
(886-2)26 00-8818

File	MB02(Intel Banias + MontaraGM + ICH4-M)		
Size	Document Number		Rev
C	Annotations		0.2A
Date:	Thursday, December 19, 2002	Sheet	4 of 88

6.Schematic modify Item and History :

Modify item description

Version B change to Version C

- In GMCH, For easy layout, we can put high. HUB_PSWING and HUB_HLVREF to 1.2VDDM and fine tune resistors.
- Decoupling Capacitors C206, C207, C215, C216. Please use X5R to instead of Y5V.
- Using 0 ohm to connect PCI_RST0 and BUFF_PCIRST0 and unmount U15, U16.
- Using S4 to instead of DC_SLIP_S50 to control Power switch
- change Q21 SI3442 to A04402
- Provide PCMCIA Card List
- Stuff C455 and C456
- Provide MDC daughter board schematic
- Veore PWR U2 pin9, connect VRON_VCCP instead of VR_ON.
- Add ITP700FLEX port

Version C change to Version D


- Mother Board and DD board join to one PCB board.
- P.6 Add Timing of Adaptor & Battery only power on and S4 resume.
- P.7 Add Switch setting.
- P.7 Add DDR layout Command Signal Topology1.
- P.8 R102 change size.
- P.9 Bypass Caps. Change to Option2(NT80) from Option4(NT130)/ Option5(NT100). Because this will save more money.
- P.9 U1 pinB1,NL,AC26 add 0 ohm to update Banias verB0.
- P.9 modify FAN_PWM only from FIC_ASIC.
- P.10 Max1987 pin 49 add to GND
- P.10 Max1987 pin16 modify resistor to 2.7kΩ.
- P.11 Change PWM controller from MAX1715(\$1.45) to MAX1845(\$1.25).
- P.11 Max1845 pin 28 & pin 16 connection to pin 27 & pin 17.
- P.11.Max1845 pin output VCCP & 1.2VDDM add serial 20 mΩ.
- P.11 max1845 pin 8 add 0Ω to GND.
- P.11 Max1845 pin2 modify resistor value.
- P.12 Delete THRM_PROCHOT0 circuit to ICH4.
- P.14 Combine U11(AND logic) to FIC_ASIC.
- P.14 Change U70 from SMBus to Hardware strap setting
- P.14 Combine U10 pin17 to 3VDDM_CLKSTRAP and delete some Bypass Caps.
- P.15 Delete BDG_FIL0T0 and BDG_RC0MP2 unmount circuit.
- P.17 Montara 1.2VDDM_GMCH 150uF change to NU.
- P.17 Montara connection pin A6 & B16 220uF change to NU.
- P.18 Modify U13 pin M23, R22 HUB_VREF and HUB_VSMING circuit.
- P.19 Simplify SYS_PWROK circuit.
- P.19 Add D87 to reduce RTC_VCC voltage.
- P.19 Delete U17.
- P.19 Add Net CDROM_OFF0 & IDEQEN0.
- P.20 Simplify VCCLAN1.5 and VCCLAN3.3 power source.
- P.21 U77 from MAX8888(\$0.8) change to SI9182(\$0.3). and Delete 1.5VDD5 power good circuit.
- P.21 Simplify SUSTAT_B0 to SUSTATB to control 1.5VDDM.
- P.23 Change DDR Connector to support separable MAA BUS. And use Command Signal Topology1 to layout.
- P.25 DDR power. DR2.5V add D1.25V PWM IC change from MAX1714 (\$1.5) and MAX1809 (\$0.9) to ISL6225 (\$1.2).
- P.26 Delete C645, C646, C647, C648, C649.
- P.27 Delete C439.
- P.28 Remove 12VDDM from U29 pin9.
- P.29 Modify HSYNC and VSYNC circuit.
- P.29 Modify CRTSVS output capacity quantity (delete C450).
- P.30 Modify pin out of CN2.
- P.30 LED_G with LED_A 0Ω cancel
- P.31 change R431, R436, R441, R446 to C854, C855, C856, C857.
- P.31 Add C858, C859, C860, C861 and R1087.
- P.32 Modify pin out of CN12 and cancel all of 12V voltage and modify all of correlate component.
- P.33 Cancel HDD connector input fuse(F6) and Capacitor(C500).
- P.34 Add CD_ROM can power off on 0.5 not used.
- P.35 Modify FWH 3VDDM input capacity quantity and add PLCC 32 pin socket for easy debug.
- P.37 Modify K/B pin 24 reserve pull high for ENE LPC K/B control.
- P.38 Cancel Glide Pad 5VDDM serial 10Ω.
- P.38 Modify INT KB Connector pin out.
- P.39 cancel PMU08 flash component.
- P.40 Delete Q43 and connect IDE_RST0 to PCI_RST0.
- P.41 To use FIC ASIC to reduce logic components including of U45, Q44, U11.
- P.42 Modify adaptor connector EMI and ESD solution.
- P.44 Modify Batt connector pin2 to EPROM VCC change to PMU3V.
- P.44, P46 Modify Batt connector pin1 for battery 6 cell or 8 cell select
- P.46 cancel second battery select circuit.
- P.48 Modify battery only power on circuit.
- P.49 Simplify 3VDD5 and 5VDD5 power circuit.
- P.50 Cancel over voltage protect circuit.
- P.50 Simplify 3VDDM and 5VDDM power circuit.
- P.51 Add R188, R189, C156, R186, R187 for supporting ALC202 codec.
- P.53 Delete U60 to save layout space.
- P.53 Modify AMP_MUTE and AMP_SD circuit.
- P.54 Cancel SPDIF feature and modify with SPDIF correlate pin.
- P.55 Modify Dip switch to move XBS1L1 and XBS1L2 to DD board and move LID switch to DD board.
- P.21 Add GigaLAN 82541E1 power source(LAN_1.2VDD5, LAN_1.8VDD5).
- P.31 Modify to match GigaLAN 82541E1 circuit and add R1096.
- P.26 Modify U26 pinE1 to add SB_GPIO25 to control and delete R992
- P.29 Return HSYNC and VSYNC circuit back, because 1.5V is hard to open 2N7002
- P.35 R511,R512,R513,R514,R515 from 10Kohm to 100ohm(Intel recommend).
- P.28 Add C869 at CNS pin58 to reduce noise.
- P.9 Change Option2 to Option5.
- P.26 Add R1117 and C905 to delay PCIREST to meet spec.
- P.14 Add R1116 to make SSCLK frequency selection which sets 48M or 66M.
- P.15, P.23, P.24 Del R319, RP74, R357, R347 and disconnect CLK2 and CLK5 to meet No ECC signals spec.
- P.23, P.24 Change Topology1 to Topology2 at DDR command signals
- P.41 Disconnect U46 pin94 and pin93.
- P.40 Unmount C42 and R599.
- P.29 Change D75 from 2A component to 1A component.
- P.56, P.37, P.19, P.30 modify Blue tooth signals.
- P.9 Change C27 from 150UF to 100UF.
- P.11 Add R37, R74, R77, R78, C70, C71.
- P.17 Change value of C192, C193, C230, C203.
- P.45 Add R1118 to protect Q51.
- P.32 Connector Pin25 from 5VDDM change to 5VDD5; Pin20 NU.
- P.62 Connector Pin25 from 5VDDM change to 5VDD5; Pin20 NU.
- P.56 Add Tri-State Buffer on coexistence signals.
- P.30 For easy layout, we change the pins of CN2
- P.23, P.24 For easy layout, we modify series resistors and pull high resistors.

BUG LIST:


ROOT CAUSE	SOLUTION	PHASE IN PLAN
<p>Version 0.1 change to 0.2</p> <ol style="list-style-type: none"> Page17,33 Not stuff C312, C669 Page50 R372 changes from 4.7Kohm to 1Kohm Page21 Q10 pin 2 connect to 1.5VDDM from Q10 pin4. Page30 Not stuff R28, R27, R26, R25, R24, R23, R22, R21 and stuff R301, R302, R303, R304, R305, R306, R307, R308. Page51 Not stuff R575 Page10 Not stuff C443, and change R169 to 470ohm, R172 to 3.75Kohm. Page13 Delete ITP700FLEX. Page25 U30 power source from 5VDDM to 5VDD5 and unmount C603, C590. Page56 Add R809 at AC97_BITCLK before CN15 Page12 Add R810 between OVER_TEMP0 and delete R528 Page37 Add Test Pointer(CM44) for PS2 KB/MS interface. Page19 Delete D30 to keep RTC_VCC at 3V-3.3V Page30 Delete Q22 and R323 to change RF0M from Active High to Active LOW Page11 Add D59, U47, U48, R811, C674, C673, R812 circuit to create VR_ON signal and clarify when SYS_PWROK assert, PCICLK and 1.5VDDM is stable over 3ms for test. Page55,32,19 Add CRISIS0 Signal to provide BIOS to recover the destroy. Page10,62 L11, L12, DSW4 dual layout change to single layout. Page46 R768 change to 51Kohm and cancel R247 Page11 Change R191 and R173 to 68Kohm and stuff C60 and C78 and F2 change to 3A fuse Change Vendor source at C331, C25, C510, C387, C431, C168, C221, C332, C605, C604, C63, C79, C80, DC32, DC33, DC34, DC35, DC24, DC25. Page64 DR13 change to 33Kohm, and DR19 change to 47Kohm, and unmount DC27. Page63 DR32 change to 0 ohm and unmount DR31, DR3, DR2, DC7, DC8, DR6, DR5. Change DC37, DC38, DC39, DC36, DC41, DC21, DC22 to 4.7uF/X5R Page63 Cancel DC43 and only use DC42 at DUP, and DD11 change to RB751, and DC42, DC55 change to 0.1uF 50V, and DR9 change to 1Kohm, and DD13 change to ISS355, and DR7, DR4 change to 0ohm, and DC5, DC6 change to 0.1uF/X7R/0805 to fine tune 3VDDA/SVDDA. Page54 R482, R493 change to 10Kohm to fine turn audio amplifier. 		

FIC International Computer, Inc. 7FL NC286 SEC. WENHWA 2nd RD. LINKOU HSIANG. 244 TAIPEI, TAIWAN, R.O.C. (886-2)2600-8818		
ITR M802(Intel Banias + MontaraGM + ICH4-M)	Document Number Version Notice	Rev 0.2A
Date: Thursday, December 19, 2002	Sheet: 5 of 66	

Power On Sequencing Timing Diagram




MIN: 0ms




MAX: 10ms


BATTERY ONLY POWER ON TIMING




First time DCIN power on sequence (Adaptor)



MB02 S3 SUSPEND AND RESUME TIMING



MB02 S4 SUSPEND AND RESUME TIMING



FIC International Computer, Inc.
 7FL, NO286, SEC. 1, WENHWA 2nd RD. LINKOU HSIANG,
 244 TAIPEI, TAIWAN, ROC
 (886-2)2860-8818

Title	MB02(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
C	Montara GM power on/off s3 timing	0.2A
Date	Thursday, December 19, 2002	Sheet 6 of 68


8. Layout Guideline :

Montara-GM DDR Layout Guidelines


Note that all length matching formulas are based on GMCH die-pad to SO-DIMM pin total length

DDR Signal Groups		Length Matching Formulas		
Group	Signal Name	Signal Group	Minimum Length	Maximum Length
Clocks	SCK[5:0]	Control to Clock	Clock - 1.0"	Clock + 0.5"
	SCK#[5:0]			
Data	SDQ[71:0]	Command to Clock	Clock - 1.0"	Clock + 2.0"
	SDQS[8:0]			
	SDM[8:0]			
Control	SCKE[3:0]	CPC to Clock	Clock - 1.0"	Clock + 0.5"
	SCS#[3:0]			
Command	SMA[12:6,3:0]	Strobe to Clock	Clock - 1.0"	Clock + 0.5"
	SBA[1:0]			
	SRAS#			
	SCAS#			
CPC	SMA[5,4,2,1]	Data to Strobe	Strobe - 25 mils	Strobe + 25 mils
	SMAB[5,4,2,1]			
Feedback	RCVENOUT#			
	RCVENIN#			


Clock Signals Topologies and Routing Guidelines




Data Signals Topologies and Routing Guidelines




Control Signals Topologies and Routing Guidelines



Command Signals Topologies and Routing Guidelines (Topology1)



(Topology2)



9. Switch Setting :

SW1 on Mother Board

SW1 setting Pin1

SW1-1	DVDSEL
OFF	CDROM enable
ON	DVDROM enable

SW1 setting Pin2

SW1-2	CMOS CLEAR
OFF	NORMAL
ON	CLEAR

DSW1 on DD Board


DSW1 setting Pin1& Pin2

SW1-1	SW1-2	Keyboard Select
OFF	OFF	US Keyboard
OFF	ON	Reverse
ON	OFF	JP Keyboard
ON	ON	UK Keyboard


DSW1 setting Pin4

SW1-2	BIOS Crisis
OFF	NORMAL
ON	Enable

CPC Signals Topologies and Routing Guidelines



(16) AGTL+ HAQ[31..3] <<< AGTL+ HAQ[31..3] U5-1
 AGTL+ HD0[3..0] <<< AGTL+ HD0[3..0] (16)



System Bus Common Clock Signal Layout Guide :

ADSF#	BNR#	BPR#	BRO#	DBSY#	DEFER#	DPWR#	DRDY#	HIT#	HIM#	LOCK#	RS2_0#	TRDY#	RESET#
Transmission Line Type													
Strip-line(Int. Layer)													
Micro-strip(Ext. Layer)													

DATA#	DIN#	DSTBN#	DSTBP#
Transmission Line Type			
Strip-line			

Signals Name	Signals Matching	Strobes associated with the group	Strobe Matching
DATA#[15..0]	DIN#	DSTBP0#	DSTBN0#
DATA#[31..16]	DIN#	DSTBP1#	DSTBN1#
DATA#[47..32]	DIN#	DSTBP2#	DSTBN2#
DATA#[63..48]	DIN#	DSTBP3#	DSTBN3#


Strobes of the same group should be trace length matched to each other within +25mil and to the average length of their associated data signal group

Address#[31..3]	REQ#[4..0]	ADSTB#[1..0]
Transmission Line Type		
Strip-line		


Signals Name	Signals Matching	Strobes associated with the group	Strobe Matching
AF#[16..3]	REQ#[4..0]	ADSTB0#	
AF#[31..17]		ADSTB1#	

Strobes of the same group should be trace length matched to each other within +25mil and to the average length of their associated data signal group


Topology : IERR#_FERR#_THERMTRIP#



Topology : PROCHOT#




Topology : PWRGOOD




Topology : DPSLP#





Topology : LINT1, LINT0, A20M#, IGNNE#, SLP#, SMI#, STPCK#



Topology : INIT# driven CH4



Topology : CPU RESET#



ITP Signal Default Strapping When ITP Debug Port Not Used

ES Modify



NC, if no use ITP port

FIC International Computer, Inc.
 7FL NO266 SEC 1, WENHWA 2nd RD, LINKOU HSIANG,
 244 TAIPEI, TAIWAN, ROC
 (886)226-00-8818


File	MB02(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
C	CPU (Banias) 1/2	0.2A

Date: Thursday, December 13, 2002 Sheet 8 of 88

Intel Recommend Option 5
4 X 220UF & 35 X 10UF 0805 X5R



Fan control




One Ground One Via


FIC International Computer, Inc.
 7FL NO286 SEC 1, WENHWA 2nd RD, LINKOU HSIANG,
 244 TAIPEI, TAIWAN, ROC
 (886-2)26 00-8818

File	MB02(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
C	CPU (Banias) 2/2 / Fan	0.2A
Date:	Thursday, December 13, 2002	Sheet 9 of 88



VR ON



ES Modify





For MCH
Tolerance : 1.14V - 1.26V
Max Current : 1.52A



FIC International Computer, Inc. 7FL, NO266 SEC 1, WENHWA 2nd RD, LINKOU HSIANG, 244 TAIPEI, TAIWAN, ROC (886-2)26 00-8818		
File	MB02(intel Banias + MontaraGM + ICH4-M)	Rev
Size	Document Number	0.2A
C	Vccp	
Date	Thursday, December 19, 2002	Sheet 11 of 88

For CPU / MCH
Tolerance : 1.00V - 1.10V
Max Current : -2.5A + 2.4A




$$V_{out} = V_{fb}(1 + (R1/R2))$$

$$V_{fb} = 1V$$

(10) VCORE_ON

Thermal Sensor



Layout Guide:

GND (10mil) Spacing: 10mil

D+ (10mil) Spacing: 10mil

D- (10mil) Spacing: 10mil


GND (10mil) Spacing: 10mil

Differential Pair:
 Signals Parallel, Trace Length Equal, as short as possible

Patterns of D+/D- should be minimized via

FIC International Computer, Inc. 7FL, NO286, SEC. 1, WENHWA 2nd RD. LINKOU HSIANG, 244 TAIPEI, TAIWAN, ROC (886-2)2860-8818		
Title	MBO2(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
C	Thermal Sensor (Max1617A)	0.2A
Date	Thursday, December 19, 2002	Sheet 12 of 68




ITP700FLEX I/F



FIC International Computer, Inc. 7FL, NO286, SEC. 1, WENHWA 2nd RD. LINKOU HSIANG, 244 TAIPEI, TAIWAN, ROC (886-2)2800-8818		
Title	M802(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
C	ITP700	0.2A
Date	Thursday, December 19, 2002	Sheet 13 of 68

Clock Layout :

1. Close to Clock generator
2. Trace as short as possible and use 12 mil
3. Place crystal within 500 mils of CK-408



**FOR ITP700 FLEX
FOR INTERPOSER BOARD**

PCIF2 Should be free-running PCI clock.

Thermal Power Consumption:
Icc: Max 280mA

Address:1101 001X

Clock Latout Guideline

CLOCKS	LENGTH	TRACE / SPACE	NOTES
HOST Clock			
CPU_BCLK[1..0] MCH_BCLK[1..0] ITP_BCLK[1..0]	2" - 8"	5 / 20 mils 7.5 mil space between 1 & 0)	1. Differentials pairs with the same length (within 10 mil) 2. CPU & NB trace mismatch within 20 mil
CLK66 Clock			
CLK_ICH66 CLK_MCH66 CLK_AGP	4.5" - 9.0"	5 / 20 mils MAX : 8.5"	Length mismatch within 100 mils
CLK33 Clock			
CLK_ICHPCI CLK_SIOPCI CLK_FWHPCI	4.5" - 9.0"	5 / 20 mils	Length same as CLK66 Clock Length mismatch within 100mils
PCI Clock			
CLK_MINIPCI CLK_1394PCI CLK_PMU08PCI CLK_CBPCI	4.5"-9.0"	5 / 20 mils	1. Making PCI length with minimum various 2. Length Require CLK33-2.5" 3. Length mismatch +/- 2.0"
CLK14 Clock			
CLK_SIO14 CLK_ICH14 CLK_TV14	2.0"-9.0"	5 / 20 mils	1. Length mismatch +/- 500 mils
CLK_ICH48 CLK_MCH48	3.5" - 12.5"	5 / 20 mils	

Clock Package Length
Banais Processor Package Length 485mils
Montara-GM GMCH Package Length 1142 mils
CPU Socket Equivalent Length 157 mils



S2	S1	S0	CPU	3V66	66BUFF	66INPUT	PCI_F	REF	USB
1	0	0	66M	66M	66IN	66M CKIN	66IN/2	14.318M	48M
1	0	1	100M	66M	66IN	66M CKIN	66IN/2	14.318M	48M
1	1	0	200M	66M	66IN	66M CKIN	66IN/2	14.318M	48M
1	1	1	133M	66M	66IN	66M CKIN	66IN/2	14.318M	48M
0	0	0	66M	66M	66M	66M	33M	14.318M	48M
0	0	1	100M	66M	66M	66M	33M	14.318M	48M
0	1	0	200M	66M	66M	66M	33M	14.318M	48M
0	1	1	133M	66M	66M	66M	33M	14.318M	48M
M	0	0	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
M	0	1	Tclk/2	Tclk/4	Tclk/4	Tclk/4	Tclk/8	Tclk	Tclk/2

FIC International Computer, Inc.
7FL, NO266, SEC. 1, WENHWA 2nd RD, LINKOU HSIANG,
244 TAIPEI, TAIWAN, ROC
(886-2)26 00-8818

File: MB02(Intel Banias + Montara-GM + ICH4-M)
Size: Document Number
C: Clock Generator (Cypress CV283462C) Rev: 0.2A
Date: Thursday, December 13, 2002 Sheet: 14 of 66


Layout Notes (DVO):
 Spacing to Trace Width ratio : 2 to 1
 Minimum spacing to non-DVO signals: 20 mils
 Minimum spacing to other DVO signals: 12 mils
 Trace Length : Max 6.0"

DVO Interface Trace Length Requirements:

Data Group	Signal Matching to Strobe Clock	DVO Clock Strobes Associated with the Group	Clock Strobe Matching
DVOBD[11:0]	+/- 100 mils	DVOBCLK[1:0]	+/- 10 mils
DVOCD[11:0]	+/- 100 mils	DVOCCLK[1:0]	+/- 10 mils

Layout Notes (LVDS):

Differential Mode Impedance: 100ohm+-15%
 Nominal Trace Width : 4 mil
 Nominal Pair Spacing (edge to edge): 7mil
 Minimum Pair to Pair Spacing: 20mil
 Minimum Serpentine Spacing: 20mil
 Minimum Spacing to Other LVDS Signals: 20mil
 Minimum Isolation Spacing to non-LVDS Signals: 20mil
 Max Via Count: 2
 Package Length Range: 550mil+-150mil
 Total Length: Max 10inch
 Clock Length Matching: Match all segment to +-20mil
 Clock to Clock Length Matching (Total Length): Match Clocks to +-20mil



Trace should be 10 mil wide with 20 mil spacing

Communicate with VBIOS to know DVO Devices


ADDID7--ADDID4 ADDID3--ADDID0
 0 1 1 1--->7 1 1 1 1--->P

9/30 MODIFY




RVSD7	ST0	Clock Configuration Straps	0	1	0
RVSD6	ST1		0	0	1
RVSD5	ST2		0	0	1
FSB			400	400	400
DDR			266	200	200
Gfx			133-200	100-200	100-133
			Default		no UXGA

FIC International Computer, Inc.
 7FL, NO286, SEC. 1, WENHWA 2nd Rd. LINKOU HSIANG,
 244 TAIPEI, TAIWAN, ROC
 (886-2)2600-8818


Title: MB02(Intel Banias + MontaraGM + ICH4-M)
 Size: C Document Number: Montara-GM 1/3 Rev: 0.2A
 Date: Thursday, December 19, 2002 Sheet: 15 of 66



Layout Rout:
MCH_HXSWING, MCH_HYSWING 10 mil wide,
20 mil space




Layout Rout:
Maximum length from pin to voltage
divider for
MCH_HDVREF, MCH_HCCVREF, MCH_HAVREF
should be less than 0.5 inches.



For easy layout

Close to
Montara-GM

Layout Notes (HUB Interface):
Maximum HL[10:0] Trace Length is 6"
The HL[10:0] signals must be matched within +/- 100 mils
of the HUBSTB differential pair. Minimum 20 mils
spacing and HLSTB and HLSTB# must be +/- 10 mils of each other
Spacing and Trace width ratio: 2 to 1 (8mil & 4mil)



FIC International Computer, Inc.



7FL, NO286, SEC 1, WENHWA 2nd RD, LINKOU HSIANG,
244 TAIPEI, TAIWAN, ROC
(886-2)2860-8818

Title MB02(Intel Banias + MontaraGM + ICH4-M)


Size Document Number
C Montara GM 2/3

Rev
0.2A

Date: Thursday, December 19, 2002 Sheet 16 of 68



FIC International Computer, Inc.		
7FL, NO286, SEC 1, WENHWA 2nd RD, LINKOU HSIANG, 244, TAIPEI, TAIWAN, ROC		
(886-2)2860-8818		
Title	MB02(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
C	Montara 3/3	0.2A
Date	Thursday, December 19, 2002	Sheet 17 of 68



ICH4-M Bandwidth


Interface	Clk Speed (MHz)	Sample Per Clk	Data Rate (Mega-sample/S)	Data Width (Bytes)	Bandwidth (MB/S)
Hub Interface	66MHz	4	266MHz	1	266MHz
PCI 2.2	33MHz	1	33MHz	4	133MHz

ICH4-M Interface

Interface	Bus/Clk Frequency	Interface Voltage	5V Tolerant
CPU (Sideband)	N/A	1.5V	
Hub Interface	66MHz	1.8V	
PCI	33MHz	3.3V	Yes
LPC	33MHz	3.3V	
FWH	33MHz	3.3V	
USB	48MHz	3.3V	
IDE	[ATA 33/66/100]	3.3V	Yes
AC97	12.288MHz	3.3V	
LAN-D100 MAC	Up to 50 MHz	3.3V I/O 1.8V Core	
SMBus	N/A	3.3V	
Interrupt	N/A	3.3V	Yes
RTC	N/A	3.3V	
Resume Well	N/A	3.3V I/O 1.8V Core	
GPIO	N/A	3.3V	Yes

FIC International Computer, Inc.
 7FL_NO266.SEC.1.WENHWA 2nd RD. LINKOU HSIANG,
 244 TAIPEI, TAIWAN ROC
 (886-2)2600-8818

Title	MB02(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
C	ICH4 (PCI / Hub Link / CPU / IRQ / Lan) 1/3	0.2A
Date	Thursday, December 19, 2002	Sheet 18 of 66



IDE Layout Guide:
Trace: 5 mil, Spacing: 7mil
Must be less than 8 inch
The maximum length difference between the shortest data signal and the longest strobe signal of a channel is 0.5 inch









USB 2.0 Trace Length Guide

Signal	Length	Reference
Low-Speed Signal	20 mil	DP1
DM1	4.5 mil	DM1
DP2	20 mil	DP2
DM2	4.5 mil	DM2
Clock/ High Speed Signal	50 mil	

Signals Reference	Signal Mismatch	MB Trace Length
Ground	The max mismatch between data pairs should not be greater than 150mils	17 inches


USBRBIAS/USBRBIAS# Routing Requirements

Routing Requirements	Maximum Trace Length
5 on 5	500 mil




FIC International Computer, Inc.
7FL NO266 SEC 1 WENHWA 2nd RD. LINKOU HSIANG, 244 TAIPEI, TAIWAN ROC (886-2)2600-8818


Title	Rev
MB02(Intel Banias + MontaraGM + ICH4-M)	
Document Number	
ICH4 (IDE / AC97 / USB2 / PMU / GPIO) 2/3	0.2A
Date	Thursday, December 19, 2002
Sheet	19 of 66



1.5VDDA / 1.5VDDM



LAN_1.2VDD5 / LAN_1.8VDD5




FIC International Computer, Inc. 7FL_NO286.SEC.1, WENHWA 2nd RD. LINKOU HSIANG, 244 TAIPEI, TAIWAN, ROC (886-2)2800-8818		
Title	MBO2(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
C	Power (1.5VDDA / 1.5VDDM/ GigaLAN Power)	0.2A
Date	Thursday, December 19, 2002	Sheet 21 of 68


PCI Pull Up/Down



LPC Pull Up





PCI PMU Pull Up



AC97 Pull Down







GPIO Pull Up






FIC International Computer, Inc.
 7FL-NO266, SEC.1, WENHWA 2nd RD, LINKOU HSIANG,
 244 TAIPEI, TAIWAN, ROC
 (886-2)260-8818

File		
MB02(Intel Banias + MontaraGM + ICH4-M)		
Size	Document Number	Rev
C	PCI / LPC / GPIO Pull Up/Down	0.2A
Date	Thursday, December 19, 2002	Sheet 22 of 66




Command Signals use Topology 2

10/25 Modify



FIC International Computer, Inc.
 7FL NO266.SEC.1.WENHWA 2nd RD. LINKOU HSIANG,
 244 TAIPEI, TAIWAN ROC
 (886-2)2600-8818


File	MB02(Intel Banias + MontaraGM + iCH4-M)	
Size	Document Number	Rev
C	DDR SDRAM SO-DIMM	0.2A
Date	Thursday, December 19, 2002	Sheet 23 of 66




Layout Note:
Place one cap close to every 2 pullup resistors terminated to 1.25VDDM

FIC International Computer, Inc.
7FL, NO286, SEC. 1, WENHWA 2nd RD, LINKOU HSIANG,
244, TAIPEI, TAIWAN, ROC
(886-2)2860-8818

Title		MB02(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev	0.2A
C	DDR SDRAM Pull Up		
Date	Thursday, December 19, 2002	Sheet	24 of 66



9/25 modify



FIC International Computer, Inc.		
7FL_NO286.SEC.1.WENHWA 2nd RD. LINKOU HSIANG, 244 TAIPEI, TAIWAN,ROC (886-2)2860-8818		
Title	MB02(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
C	DDR SDRAM Power	0.2A
Date	Thursday, December 19, 2002	Sheet 25 of 66

10/1 MODIFY

U25A
20mil

VCCSLOT1 D19
VCCSLOT2 N19

3VDDS (12,18,20,21,26,28,31,39,40,41,49,50,56,57)

<<ACAD31.0 (28)

GND 5mil
ACCLK 10mil
GND 5mil

Close to R5C551


ACCBEO0
ACCBEO1
ACCBEO2
ACCBEO3 >>ACCBEO3..0 (28)

Trace:5mil, Spacing:5mil

CARDBUS PORTION

- CADR25 F15 ACAD19
- CADR24 F18 ACAD17
- CADR23 G16 >>ACFRAME0 (28)
- CADR22 H10 >>ACTRDY0 (28)
- CADR21 H18 >>ACDEVSEL0 (28)
- CADR20 J16 >>ACSTOP0 (28)
- CADR19 J19 >>ACADR19 (28)
- CADR18 L18 >>ACADRI8 (28)
- CADR17 M18 >>ACADRI8 (28)
- CADR16 G19 >>ACCLK (28)
- CADR15 G18 >>ACIRDY0 (28)
- CADR14 L16 >>ACPEREN0 (28)
- CADR13 M16 >>ACPAR (28)
- CADR12 F19 ACCE02
- CADR11 P16 ACAD12
- CADR10 M16 ACAD9
- CADR9 N18 ACAD14
- CADR8 M19 ACCE01
- CADR7 F16 ACAD18
- CADR6 F19 ACAD20
- CADR5 E18 ACAD21
- CADR4 D18 ACAD22
- CADR3 C18 ACAD23
- CADR2 A18 ACAD24
- CADR1 B17 ACAD25
- CADR0 B16 ACAD26
- CDATA15 R18 ACAD8
- CDATA14 T18 >>ACDATA14 (28)
- CDATA13 U18 ACAD6
- CDATA12 V19 ACAD4
- CDATA11 V17 ACAD2
- CDATA10 E14 ACAD31
- CDATA9 B14 ACAD30
- CDATA8 D15 ACAD28
- CDATA7 T19 ACAD7
- CDATA6 U19 ACAD5
- CDATA5 W18 ACAD3
- CDATA4 W17 ACAD1
- CDATA3 V16 ACAD0
- CDATA2 D14 >>ACDATA2 (28)
- CDATA1 A14 ACAD29
- CDATA0 B15 ACAD27
- IOR# P15 ACAD13
- IOW# N16 ACAD15
- OE# P18 ACAD11
- WE# H18 ACAD10 >>ACNGT0 (28)
- CE2# R19 ACCE00
- CE1# F17 ACCE03
- RES# E16 ACRST0
- RESET C19 >>ACRST0 (28)
- WAIT# D13 >>ACSERR0 (28)
- WP H19 >>ACCLKRUN0 (28)
- RDY A16 >>ACINT0 (28)
- BVD2 A15 >>ACAUDIO (28)
- BVD1 V15 >>ACSCHG (28)
- VS2 T15 >>ACVS2 (28)
- VS1 W16 >>ACVS1 (28)
- CD# R14 >>ACCD0 (28)
- CD1# B19 >>ACCD10 (28)
- INPACK# C2 >>VPP_PGM (28)
- VPPEN1 C1 >>VPP_VCC (28)
- VPPEN0 B1 >>VCC30 (28)
- VCCSEN# B3 >>VCC50 (28)


(28) SLOT_VCCA





Internal pull high

ACCLKRUN0 R476 100K 5% 1/16W 0402(NL) SLOT_VCCA (28)

ACRST0 R477 47K 5% 1/16W 0402(NL) SLOT_VCCA (28)




ASIC R5C551 PCI-CARDBUS/1394 208PIN RICOH



CRT CIRCUIT

Montara GM is 1.5V tolerant





FIC International Computer, Inc. 7FL, NO286, SEC. 1, WENHWA 2nd RD. LINKOU HSIANG, 244 TAIPEI, TAIWAN, ROC (886-2)2600-8818		
Title	MB02(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
C	CRT	0.2A
Date	Thursday, December 19, 2002	Sheet 29 of 68


LVDS Interface

The trace length of TXOUT0- should be equal to TXOUT0+
 The trace length of TXOUT1- should be equal to TXOUT1+
 The trace length of TXOUT2- should be equal to TXOUT2+
 The trace length of TXCLK- should be equal to TXCLK+

Mismatch between TXCLK+/- and TXOUT+/- not exceed 25 mil




Min : 90 MIL of Power Plane



ES Modify


ES Modify




ES Modify

11/8 Modify


LED indicator control logic




Trace:5mil, Spacing:5mil




Min : 60 MIL



LCD brightness control



FIC International Computer, Inc.		
7FL, NO266, SEC.1, WENHWA 2nd RD, LINDOU HSIANG, 244, TAIPEI, TAIWAN, ROC		
(886-2)2650-8818		
Title	MBO2(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
C	Panel I/F	0.2A
Date	Thursday, December 19, 2002	Sheet 30 of 68



82540

ADD	DELETE	CHANGE
R430 R414 R62 C474 C354 U28	R509	R408: 619 Ohm--->2.49KOhm
R431 R411 R61 C449 C348 C495	R409	
R488 R469 R60 C349 C347 C504	R406	
R457 R428 R67 C268 U27 C496	R407	
R508 R438 R66 C269 C498 E519	R41	
R423 R452 R65 C271 C509 R556	R40	
R491 R510 R64 C272 C501 R577	R37	
R507 R351 C386 U10 R517 R545	R36	
R420 R350 C352 R455 R543	RP38	
R456 R63 C447 C353 R551		

For 8254x , connect to PCI_CLKRUN0

For Giga-LAN 82540EM Current limitation

	MAX. CURRENT
1.5V	450mA
2.5V	150mA
3.3V	250mA

- Layout Guide**
- L1 less than 10" , L3 less than 2" , L2 less than 2"
 - Signal to PCB edge more than 1.5"
 - All differential pair length mismatch less than 50 mil
 - No signal close than 100 mil to differential signal (300 mil is recommend)
 - No power plane under transformer
 - Differentials Trace 5 / Space 7 / 30 to Gnd Shielding / 2 Via
 - Separating Differential Pairs at least 100 mil (300 is best)
 - LAN_PHYCLK = LAN_PHYRST +- 0.5"
LAN_TXD[2..0] +- 0.5"
LAN_RXD[2..0] +- 0.5"



FIC International Computer, Inc.
 7FL_NO286,SEC.1,WENHWA 2nd RD. LINKOU HSIANG,
 244 TAIPEI, TAIWAN,ROC
 (886-2)2800-8818

Title: MB02(Intel Banias + MontaraGM + ICH4-M)
 Size: C Document Number: GIGA LAN Rev: 0.2A
 Date: Thursday, December 19, 2002 Sheet: 31 of 66



Switch & D/D BOARD CNN

(5VDDA, 3VDDA, 1.5VDDS, 1.8VDDM)

1 PIN 0.5A





HDD I/F




CDROM CNN




Trace:5mil, Spacing:5mil



9/30 MODIFY

FIC International Computer, Inc. 7FL_NO286.SEC.1, WENHWA 2nd RD. LINKOU HSIANG, 244 TAIPEI, TAIWAN, ROC (886-2)2860-8818		
Title	MB02(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
C	CDROM CNN	0.2A
Date	Thursday, December 19, 2002	Sheet 1 34 of 68







ES Modify


FIC International Computer, Inc. 7FL, NO286, SEC.1, WENHWA 2nd RD. LINKOU HSIANG, 244, TAIPEI, TAIWAN, ROC (886-2)2860-8818		
Title	MBO2(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number USB2.0 CN x 3	Rev 0.2A
Date	Thursday, December 19, 2002	Sheet 36 of 68

Trace:5mil, Spacing:5mil




FIC International Computer, Inc.		
7FL_NO266 SEC 1, WENHWA 2nd RD, LINKOU HSIANG, 244 TAIPEI, TAIWAN, ROC (886-2)26 00-8818		
File	MB02(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
C	KBC M38869	0.2A
Date:	Thursday, December 19, 2002	Sheet 37 of 88

GLIDE PAD CONNECTOR



INT KB CNN





Trace:5mil, Spacing:5mil

CLOSE TO PIN 1 OF PMU08

ATTENTION
IT IS POSSIBLE TO CUT THE
PATTERN OF PINS78 AND
PIN79


GPIOA0-A7-----INPUT
GPIOB0-B6-----INPUT
GPIOB7-----OUTPUT
GPIOC0-C2-----INPUT
GPIOC2-C3-----OUTPUT









WORKAROUND FOR POWER CONTROL SIGNAL

PCI RESET & PCI NON RESET




FIC International Computer, Inc.
 7FL, NO286 SEC. 1, WIENHWA 2nd RD, LINKOU HSIANG,
 244 TAIPEI, TAIWAN, R.O.C.
 (886-2)260 0-8818

File	MB02(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
C	Reset Control Logic	0.2A
Date	Thursday, December 19, 2002	Sheet 40 of 66



Trace:5mil, Spacing:5mil





10/25 Modify

11/8 Modify


I0/2 Modify


10/25 Modify



FIC International Computer, Inc.		
7FL NO266 SEC.1, WENHWA 2nd RD. LINKOU HSIANG, 244 TAIPEI, TAIWAN R.O.C. (886-2)260-8818		
File	MBO2(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
Cartoon	ASIC-B0	0.2A
Date:	Thursday, December 19, 2002	Sheet 41 of 66



DC_IN










FIC International Computer, Inc. 7FL, NO286, SEC. 1, WENHWA 2nd RD. LINKOU HSIANG, 244 TAIPEI, TAIWAN, ROC (886-2)2800-8818	
Title	MB02(Intel Banias + MontaraGM + ICH4-M)
Size	Document Number
C	Battery Select
Date	Thursday, December 19, 2002
Sheet	45 of 68
Rev	0.2A

9/25 modify




FIC International Computer, Inc. 7FL, NO286, SEC. 1, WENHWA 2nd RD. LINKOU HSIANG, 244, TAIPEI, TAIWAN, ROC (886-2)2860-8818		
Title	MB02(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
C	Charge Circuit	0.2A
Date	Thursday, December 19, 2002	Sheet 46 of 68

MAIN BATTERY VOLTAGE SENSE





Close to PMU08

FIC International Computer, Inc. 7FL, NO286, SEC.1, WENHWA 2nd RD, LINKOU HSIANG, 244 TAIPEI, TAIWAN, ROC (886-2)2800-8818		
Title	MB02(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
C	Battery Voltage Sense	0.2A
Date:	Thursday, December 19, 2002	Sheet 47 of 68





3VDDS & 5VDDS

10/12 Modify




3VDDM/5VDDM



FIC International Computer, Inc. 7FL, NO286, SEC.1, WENHWA 2nd RD. LINKOU HSIANG, 244 TAIPEI, TAIWAN, ROC (886-2)2800-8818		
Title	MBO2(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
C	Power (3VDDM / 5VDDM) & over voltage protect	0.2A
Date	Thursday, December 19, 2002	Sheet 50 of 68

10mil _____ A_GND_POWER
 10mil _____ 10mil AC97_PCBEEP
 10mil _____ 10mil A_GND_POWER



Near AC97 Codec



14.318MHz
 ADDR :57C0H-bit 15 set:'1'
 3VDDM_AUDIO O R554 10k 5% 1/16W 0402
 (14) 14MCLK_Acb7 C516 0.01uF 16V 10% 0402 X7R
 R553 10k 5% 1/16W 0402
 10/25 Modify R573 1/16W 0402(NU)
 C545 118pF 50V 5% 0402 NPO(NU)
 24.576MHz
 24.576MHz F8 XTAL ECERAIN(U) Y4
 C544 118pF 50V 5% 0402 NPO(NU)
 (19.56) AC97_SDOU+<<
 (19.22.56) AC97_BITCLK<<
 (19.56) AC97_SYNC<<
 (19.56) AC97_RST0<<
 C558 1N 27pF 50V 5% 0402 ROHM
 3VDDM_AUDIO O 3VDDM_AUDIO
 (32.53) AVDD5 O
 L50
 C540 10uF 16V 20% 0402 X7R
 C531 0.1uF 16V 80/20% 0402 Y5V
 C570 0.1uF 16V 80/20% 0402 Y5V
 C567 0.1uF 16V 80/20% 0402 Y5V
 R657 0.5% 1/16W 0603
 (32.52,53,54) AGND

ID=00(Primary)
 NO for 24.576MHz Mount for 14.318MHz

	ALC201	ALC202
Power Off CD	No	Yes Pin 34 connect to 5VDDA
EAPD/JD	EAPD	EAPD/JD Pin47
DCVOL	No	Yes Pin33
GPIO0/1	No	Yes Pin43/Pin44



AC97 CODEC Layout Guide:

- The digital and analog gnd should be separated 2-3mm gap
- All the analog trace routing should be over the analog plane
- The analog and digital planes should electrically shorted at one place
- All supply high frequency decoupling reference high frequency decoupl and filter caps must be routed on the same layer as the codec
- Analog I/O routing should be kept a short as possible
- Analog I/O routing should be shielding with analog groundtraces
- Use of ground plane fill and the copper fill should be shorted to the analog groundplane
- The AC-link signal should be as short as possible
- AC-link clock signal should have a series resistor close to the codec
- The AC-link signal should be shielding with ground
- Split analog and digital ground planes and 2-3mm
- Analog signals only over analog ground plane
- Digital signals only over digital ground plane
- Locate analog section away from high speed digital circuits
- Place smallest bypass capacitor closest to IC pin
- Use metal film resistors and NPO capacitors in analog path
- The Audio signals trace width is 12mil or more

A_GND	_____	10mil	_____	10mil
A_LINE_OUT_L	_____	10mil	_____	10mil
A_GND	_____	10mil	_____	10mil
A_GND	_____	10mil	_____	10mil
A_LINE_OUT_R	_____	10mil	_____	10mil
A_GND	_____	10mil	_____	10mil









A_CD_GND	_____	10mil	_____	10mil
A_CD_L	_____	10mil	_____	10mil
A_CD_GND	_____	10mil	_____	10mil
A_CD_R	_____	10mil	_____	10mil
A_CD_GND	_____	10mil	_____	10mil

AC97 CODEC Power Consumption:
 Power Dissipation: TYP 330mW
 Icc: TYP 40mA (Digital)
 Icc(stdby): TYP 0mA (Digital)
 Icc: TYP 40mA (Analog)
 Icc(stdby): TYP 0.13mA (Analog)





FIC International Computer, Inc.
 7FL, NO286, SEC. 1, WENHWA 2nd RD, LINKOU HSIANG,
 244, TAIPEI, TAIWAN, R.O.C.
 (886-2)2800-8818

MB02(Intel Banias + MontaraGM + ICH4-M)

Title _____
 Size C Document Number AC97 CODEC (ALC202) Rev 0.2A
 Date Thursday, December 19, 2002 Sheet 51 of 68







PCBEEP




FIC International Computer, Inc.
 7FL, NO286, SEC. 1, WENHWA 2nd RD. LINKOU HSIANG,
 244 TAIPEI, TAIWAN, ROC
 (886-2)2800-8818

Title	MB02(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
C	CD SOUND & MICIN & PCBEEP	0.2A
Date	Thursday, December 19, 2002	Sheet 52 of 68



10/2 MODIFY
Delete SPDIF



10 MILS

10mil

5mil


Please close to AMP CHIP

DIODE STKY CH751H-40 40V 0.03A SOD-323 CHENMKO

Layout Note:
These 4 traces should far away another traces.

FIC International Computer, Inc. 7FL, NO286, SEC.1, WENHWA 2nd RD, LINKOU HSIANG, 244, TAIPEI, TAIWAN, ROC (886-2)2860-8818		
Title	MB02(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
C	AMP TPA2020	0.2A
Date	Thursday, December 19, 2002	Sheet 54 of 66



DIP SWITCH



FIC International Computer, Inc.




7FL_NO266 SEC 1, WENHWA 2nd RD, LINKOU HSIANG,
244 TAIPEI, TAIWAN, R.O.C
(886-2)26 00-8818

File	MB02(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
C	DIP SW/ LID Switch	0.2A
Date:	Thursday, December 13, 2002	Sheet 55 of 66



Protect the Bluetooth module and Calnexio modules.

COUPON5X2




FIC International Computer, Inc. 7FL NO266 SEC 1, WENHWA 2nd RD, LINKOU HSIANG, 244 TAIPEI, TAIWAN, ROC (886-2)26 00-8818		
File	MB02(Intel Banias + MontarqM + ICH4-M)	
Size	Document Number	Rev
C	MDC CNN/ Blue Tooth CNN	0.2A
Date	Thursday, December 13, 2002	Sheet 56 of 66

TYPE III MODEM / LAN CONNECTOR

Nu Parts : R14,R20,R38

Trace:5mil, Spacing:5mil




If wireless LAN ONLY 5VDDM CANCEL.
BUT DEBUG BOARD MUST USED 5VDDM
SO, WE DON'T CANCEL 5VDDM

FIC International Computer, Inc. 7FL, NO286, SEC.1, WENHWA 2nd Rd. LINKOU HSIANG, 244, TAIPEI, TAIWAN, ROC (886-2)2600-8818		
Title	MB02(Intel Banias + MontaraGM + ICH4-M)	
Size	Document Number	Rev
C	Calexico MINI PCI	0.2A
Date	Thursday, December 19, 2002	Sheet 57 of 68

FIC MB02 DC/DC Board Schematic Ver : 0.1

1. Top Sheet
2. Block Diagram
3. Schematic Modify Version Notice
4. Annotations
5. D/D Board CNN
6. 5VDDS,3VDDA
7. 1.8VDDM,1.5VDDM
8. 1394 CNN & MICIN & SW
9. SPDIF CNN

FIC International Computer, Inc. 17FL_NO266 SEC.1, WENHWA 2nd RD, LINKOU HSIANG, 244 TAIPEI, TAIWAN, ROC (886-2)2900-8818		
Title	MB02 Intel Banias + Montara-GM + ICH4-M	
Size	Document Number	Rev
C	TOP SHEET	0.2A
Date	Thursday, December 19, 2002	Sheet 58 of 66



Schematic Modify (Version ii):

BUG LIST:







	BUG	ROOT CAUSE	SOLUTION	PHASE IN
1				
2				
3				
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				
21				
22				
23				
24				

SCHEMATIC ANNOTATIONS AND BOARD INFORMATION

Voltage Rails

DCIN	Primary DC system power supply
PMU5V	5.0V always on power rail by LATCH or ACIN
PMU3V	3.3V always on power rail by DCON
1.5VDDA	1.5V always on power rail by DCON
5VDDA	5V always on power rail by PWR_CTL or PSUSC0
3VDDA	3.3V power rail by DCON
5VDDS	5.0V power rail by DCON
2.5VDDS	2.5V switched power rail
3VDDM	3.3V switched power rail
5VDDM	5.0V switched power rail
1.5VDDM	1.5V switched power rail
1.8VDDM	1.8V switched power rail
VCCP	1.2V switched power rail for CPU
Vcore_CPU	1.15-1.25V switched power rail for CPU

PCB Layers

Layer 1		TOP
Layer 2		GND
Layer 3		IN1 (HIGH SPEED)
Layer 4		IN2 (HIGH SPEED)
Layer 5		VCC
Layer 6		BOTTOM

Part Naming Conventions

C	= Capacitor
CN	= Connector
D	= Diode
F	= Fuse
L	= Inductor
Q	= Transistor
R	= Resistor
RP	= Resistor Pack
U	= Arbitrary Logic Device
Y	= Crystal and Osc

Net Name Suffix

0	= Active Low signal
---	---------------------

Signal Conditioning


<u>D</u>	= Damped (by a resistor)
<u>Q</u>	= Isolated (by a Q-switch)
<u>L</u>	= Filtered (by an inductor or bead)

FIC International Computer, Inc.
17FL, NO266, SEC. 1, WENHWA 2nd RD, LINKOU HSIANG,
244 TAIPEI, TAIWAN, ROC
(886-2)26 00-8818


Title		MB02 Intel Banias + Montara-GM + ICH4-M	
Size	Document Number	Rev	
	C Annotations	0.2A	
Date:	Thursday, December 13, 2002	Sheet	61 of 66

Switch & D/D BOARD CNN




(5VDDA, 3VDDA, 1.5VDDA, 1.8VDDM)



ES Modify




LID Switch



FIC International Computer, Inc.


17FL_NO266-SEC.1,WENHWA 2nd RD, LINKOU HSIANG,
244 TAIPEI, TAIWAN, ROC
(886-2)2600-8815

Title	MB02 Intel Banias + Montara-GM + ICH4-M	
Size	Document Number	Rev
C	D/D Borad CNN	0.2A
Date	Thursday, December 19, 2002	Sheet 62 of 66





ICC=5A
 PATTERN WIDTH=5MM(197MIL)
 RIPPLE=80MV(P-P)
 SPIKE=150MV(P-P)







ICC=4.5A
 PATTERN WIDTH=5MM(197MIL)
 RIPPLE=80MV(P-P)
 SPIKE=150MV(P-P)




FIC International Computer, Inc.		
17FL_NO266 SEC.1, WENHWA 2nd RD, LINKOU HSIANG, 244 TAIPEI, TAIWAN, ROC (886-2)2600-8815		
Title	MBO2 Intel Banias + Montara-GM + ICH4-M	
Size	Document Number	Rev
C	5VDD5_3VDDA	0.2A
Date	Thursday, December 19, 2002	Sheet 63 of 66




FIC International Computer, Inc. 17F.L. NO286, SEC.1, WEN-HWA 2nd RD, LINKOU HSIANG, 244 TAIPEI, TAIWAN, ROC (886-2)26 00-8818			
File	MB02 Intel Banias + Montara-GM + ICH4-M	Rev	0.2A
Size	Document Number		
C	1.8VDDM, 1.5VDDM		
Date	Thursday, December 19, 2002	Sheet	64 of 66



FIC International Computer, Inc. 17FL_NO266-SEC.1, WENHWA 2nd RD, LINKOU HSIANG, 244 TAIPEI, TAIWAN, ROC (886-2)2600-8818		
Title	MBO2 Intel Banias + Montara-GM + ICH4-M	
Size	Document Number	Rev
C	1394 CNN & MICIN	0.2A
Date	Thursday, December 19, 2002	Sheet 65 of 66



SPEAKER CON



FIC International Computer, Inc. 17FL_NO266 SEC.1, WENHWA 2nd RD, LINKOU HSIANG, 244 TAIPEI, TAIWAN, ROC (886-2)2600-8818		
Title	MB02 Intel Banias + Montara-GM + ICH4-M	
Size	Document Number	Rev
C	SPDIF CNN	0.2A
Date	Thursday, December 19, 2002	Sheet 66 of 66