



K40AB Block Diagram



www.laptop-schematics.com


1.5A




SOCKET638



Change P/N to 12G011306380
071113

Do not cross plane.




* If VLDT is connected only on one side, one 4.7uF cap should be added to the island side







place close to PROCESSOR within 1.5 inch




place close to PROCESSOR within 1.5 inch



Processor Memory Interface






www.laptop-schematics.com




- T0514 TPC28T 1 CPU_CLK_H_C
- T0515 TPC28T 1 CPU_CLK_L_C
- T0516 TPC28T 1 CPU_LDT_STOP#
- T0517 TPC28T 1 CPU_PWRGD
- T0518 TPC28T 1 CPU_VDD0_RUN_FB_L
- T0519 TPC28T 1 CPU_VDD0_RUN_FB_H
- T0520 TPC28T 1 CPU_VDD1_RUN_FB_L
- T0521 TPC28T 1 CPU_VDD1_RUN_FB_H

- CPU_DBREQ# 7 300Ohm RN0502D
- CPU_TEST27 5 300Ohm RN0503C
- CPU_TEST20 1 300Ohm RN0503A
- CPU_TEST21 3 300Ohm RN0506B
- CPU_TEST22 7 300Ohm RN0503D
- CPU_TEST24 3 300Ohm RN0503B
- CPU_TEST25 L R0528 1 N/A 2 510Ohm
- CPU_TEST25 H R0530 1 N/A 2 510Ohm
- CPU_TEST12 1 300Ohm RN0506A
- CPU_TEST15 5 300Ohm RN0505C
- CPU_TEST14 7 300Ohm RN0505D
- CPU_TEST18 1 300Ohm RN0505A
- CPU_TEST19 3 300Ohm RN0505B
- CPU_TEST23 5 300Ohm RN0506C

www.laptop-schematics.com




place close to socket





20080716 Change to 12G025C22004

MEM_MA_DATA[0..63] (4)




High










low



200803 Remove R907



PLACE CLOSE TO SOCKET (PER EMI/EMC)



02G050001122

(70) GFX_VGA_RXP[0..7]
 (70) GFX_VGA_RXN[0..7]

PCI-E:
 0-3 HDMI@ RS780M
 4-7 NC
 8-15 VGA8x

U1001B

PART 2 OF 6

PCI-E I/F GFX

PCI-E I/F GPP

PCI-E I/F SB

RS780MN

GFX_RX0P	A5	X
GFX_RX0N	B5	X
GFX_RX1P	A4	X
GFX_RX1N	B4	X
GFX_RX2P	C3	X
GFX_RX2N	B2	X
GFX_RX3P	D1	X
GFX_RX3N	D2	X
GFX_RX4P	E1	X
GFX_RX4N	F4	X
GFX_RX5P	F3	X
GFX_RX5N	F2	X
GFX_RX6P	F1	X
GFX_RX6N	F2	X
GFX_RX7P	H4	X
GFX_RX7N	H3	X
GFX_RX8P	H2	X
GFX_RX8N	J2	X
GFX_RX9P	J1	X
GFX_RX9N	K4	X
GFX_RX10P	K3	X
GFX_RX10N	K1	X
GFX_RX11P	K2	X
GFX_RX11N	M4	X
GFX_RX12P	M3	X
GFX_RX12N	M1	X
GFX_RX13P	M2	X
GFX_RX13N	N2	X
GFX_RX14P	N1	X
GFX_RX14N	P1	X
GFX_RX15P	P2	X
GFX_RX15N	P2	X

GPP_TX0P	AC1	X
GPP_TX0N	AC2	X
GPP_TX1P	AB4	X
GPP_TX1N	AB3	X
GPP_TX2P	AA2	X
GPP_TX2N	AA1	X
GPP_TX3P	Y1	X
GPP_TX3N	Y2	X
GPP_TX4P	Y4	X
GPP_TX4N	Y3	X
GPP_TX5P	V1	X
GPP_TX5N	V2	X

SB_TX0P	AD7	X
SB_TX0N	AE7	X
SB_TX1P	AE6	X
SB_TX1N	AD6	X
SB_TX2P	AB6	X
SB_TX2N	AC6	X
SB_TX3P	AD5	X
SB_TX3N	AE5	X

PCE_CALRP	ACR	X
PCE_CALRN	AB8	X

PCIENB_TXN0	C1142	2	1	0.1UF/10V	GFX_VGA_TXN0
PCIENB_TXN1	C1144	2	1	0.1UF/10V	GFX_VGA_TXN1
PCIENB_TXN2	C1141	2	1	0.1UF/10V	GFX_VGA_TXN2
PCIENB_TXN3	C1148	2	1	0.1UF/10V	GFX_VGA_TXN3
PCIENB_TXN4	C1145	2	1	0.1UF/10V	GFX_VGA_TXN4
PCIENB_TXN5	C1147	2	1	0.1UF/10V	GFX_VGA_TXN5
PCIENB_TXN6	C1143	2	1	0.1UF/10V	GFX_VGA_TXN6
PCIENB_TXN7	C1146	2	1	0.1UF/10V	GFX_VGA_TXN7

(70) GFX_VGA_TXN[0..7]

PCIENB_TXP0	C1149	2	1	0.1UF/10V	GFX_VGA_TXP0
PCIENB_TXP1	C1150	2	1	0.1UF/10V	GFX_VGA_TXP1
PCIENB_TXP2	C1151	2	1	0.1UF/10V	GFX_VGA_TXP2
PCIENB_TXP3	C1156	2	1	0.1UF/10V	GFX_VGA_TXP3
PCIENB_TXP4	C1152	2	1	0.1UF/10V	GFX_VGA_TXP4
PCIENB_TXP5	C1155	2	1	0.1UF/10V	GFX_VGA_TXP5
PCIENB_TXP6	C1153	2	1	0.1UF/10V	GFX_VGA_TXP6
PCIENB_TXP7	C1154	2	1	0.1UF/10V	GFX_VGA_TXP7


(70) GFX_VGA_TXP[0..7]

(33) PCIE_RXP1_LAN
 (33) PCIE_RXN1_LAN
 (53) PCIE_RXP2_WLAN
 (53) PCIE_RXN2_WLAN

PCIE_TXP1_LAN	(33)
PCIE_TXN1_LAN	(33)
PCIE_TXP2_WLAN	(53)
PCIE_TXN2_WLAN	(53)

(20) PCIE_SB_NB_RX0P
 (20) PCIE_SB_NB_RX0N
 (20) PCIE_SB_NB_RX1P
 (20) PCIE_SB_NB_RX1N
 (20) PCIE_SB_NB_RX2P
 (20) PCIE_SB_NB_RX2N
 (20) PCIE_SB_NB_RX3P
 (20) PCIE_SB_NB_RX3N


PCIE_NB_SB_TX0P	(20)
PCIE_NB_SB_TX0N	(20)
PCIE_NB_SB_TX1P	(20)
PCIE_NB_SB_TX1N	(20)
PCIE_NB_SB_TX2P	(20)
PCIE_NB_SB_TX2N	(20)
PCIE_NB_SB_TX3P	(20)
PCIE_NB_SB_TX3N	(20)




NB_PWRGD IN	1.8V IN
ALLOW_LDTSTOP OUT(default)/IN	OC/1.8V IN
LDT_STOP# IN(default)/IN	3.3V IN/OC

OSC_14M_NB	1.1V 158R/90.9R
------------	-----------------


STRP_DATA	0	1
VCC_NB	1.0V	1.1V



R1.11 080319
 Change the NB Part number to RS780 (A13)



080118
 Disable Side Port Memory
 R1.1



DFT_GPIO1: LOAD_EEPROM_STRAPS

Selects Loading of STRAPS from EPROM

1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected
 RS780:SUS_STAT

STRAP_DEBUG_BUS_PCIE_ENABLE

Enables the Test Debug Bus using PCIE bus:

1 : Disable (Can still be enabled using nbcfg register access)
 0 : Enable


RS780: configurable thru register setting only

RS740/RS780: Enables Side port memory

RS780:HSYNCS#


Selects if Memory SIDE PORT is available or not

1 = Memory Side port Not available
 0 = Memory Side port available
 Register Readback of strap: NB_CLKCFG:CLK_TOP_SPARE_D[1]






3.3V rails ramp high relative to 1.8V Display and PLL rails. max 2.1V




ASUS Title : RS780M-POWER
 ASUSTeK COMPUTER INC. NBI Engineer: <OrgAddrt>
 Size C Project Name Rev
 Date: Wednesday, April 08, 2009 Sheet 14 of 84



www.laptop-schematics.com



res. value 10k -> 4.7k to get LOW level < Vih(1.8V)








Camera R1.1 EMI advice
CARD READER
WLAN conn.
USB Conn
USB Conn
USB Conn
USB Conn

2008 04 18
ADD R2118 R2119 IS /X

2008.03.03
R2208 R2209 R2210 R2211 R2212 R2213 From 4.990HM to 00HM

2008/08/11 Remove R2208/R2209/R2210/R2211/R2212/R2213

for SATA HDD
(51) SATA_TXP0_HDD
(51) SATA_TXN0_HDD
(51) SATA_RXN0_HDD
(51) SATA_RXP0_HDD
for SATA ODD
(51) SATA_TXP1
(51) SATA_TXN1
(51) SATA_RXN1
(51) SATA_RXP1




GPIO54:BIOS default
設為GPIO disable LAN
設為低電平!

GND trace at
least 10mil
wide

www.laptop-schematics.com



NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK



REQUIRED STRAPS




	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLKDEBUG	LPC_CLKEC	RTC_CLK	ACZ_RST#	GP17	GP16
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	32-kHz clock ENABLED	INTERNAL RTC DEFAULT	Integrated Microcontroller ENABLED	H,H = Reserved H,L = SPI ROM	
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	32-kHz clock DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	Integrated Microcontroller DISABLED DEFAULT	L,H = LPC ROM (Default) L,L = FW ROM	

WITH A12 SB700, STRAP PIN FOR MEM BOOT AND EC ENABLE SWAPED.
I.E. LPC_CLK0 FOR EC ENABLE, AZ_RST# FOR MEM BOOT ENABLE.
















SEL_27	0	100 MHz differential Spread SRC clock
	1	27MHz 3.3V 27MHz spread clock
SEL_HTT66	0	100 MHz differential HTT clock
	1	66MHz 3.3V single ended HTT clock




2008/08/11 Change R4528 to 1580HM,R4529 to 90.90HM



R2.05

Change RNX3001 from 47 ohm to 0 ohm .The RNX3001 with modification of RN4401 is used to fix the LAD and SERIRQ signals coupling issue. However, the LPC debug board EEROM over-write function is not support now.







close to connector

Note:
LID_SW# is easy to cause high voltage damage when plugging inverter board connector to M/B with AC present. Need to add bidirectional diode to protect this pin.


Keyboard Connector




F7/N1 Keyboard




11 / 02




R1.1




R1.1



R3002




C3315




I_o: 198mA

I_o: 367mA




(22) L_ISOLATE#

GPIO54:BIOS default
設為GPI,disable LAN
設為低電平!






R3301



U3301


RTL8112-GR /8111B







LU2


ASUS Title : RTL8112(8111B)
 ASUSTek Computer Inc. Engineer: NEIL_PENG
 Size Project Name Rev
 A3 Date: Friday, April 10, 2009 Sheet 33 of 94

www.laptop-schematics.com




R1.1





AUDIO POWER




<Variant Name>


ASUS		Title : CONEXANT CX20582
ASUSTeK COMPUTER INC		Engineer: N/A
Size	Project Name	Rev
Custom		
Date: Tuesday, April 14, 2009	Sheet 36	of 94

www.laptop-schematics.com


HP CONN




External MIC CONN




MUTE CONTROL




Fix POP of the internal speaker when power-on




SPEAKER CONNECTOR (2W)




SPEAKER AMP



GAIN0	GAIN1	Av(inv)
0	0	6 dB
0	1	10 dB
1	0	15.6 dB
1	1	21.6 dB






If don't support NewCard Debug Card,Pls do
 (a) DNI all components of block A
 (b) Mount Block C (RN5401,R6975)

For PCMCIA Debug Card

If support NewCard Debug Card,
 Pls don't mount all components.


LCD Backlight Control

LCD Power





LED PANEL LVDS Interface


check




INVERTER Interface/Speaker CONN.



CAMERA & MIC




Hall effect switch



www.laptop-schematics.com

R1.1 VGA部分調整：L4601、L4602、L4603調成0 ohm，C4601、C4603、C4605改為"/X"，C4602、C4604、C4606改成5PF。




2008/0807 Remove U4601/U4602

2008/08/13 Change +5VS to +3VS

N50 1205

PLACE ESD Diodes near VGA port



www.laptop-schematics.com


Thermal Sensor

(30,75) SMB1_CLK
(30,75) SMB1_DAT


SMB1_CLK
SMB1_DAT

1st source: 06G023096010
2nd source: 06G023026012


TEMP.SENSOR G780P11U SOP-8 GMT
TEMP SENSOR MAX6657YMS+ SOP-8 MAXIM






DC FAN Control




SATA HDD



USB Cardreader









ODD






R2.0 06/11


USB IO Board




www.laptop-schematics.com




For Power LED



For Number Lock




For WireLess LED




2008/07/30 Remove 3G Function


For Caps. Lock




SW




SHUT_DOWN#








DC IN




BAT IN






Without Battery & Pull out Adapter




Hole-A




Hole-B



Hole-C




Spring




R1.2



Hole-D




Hole-E




Hole-F






GFX_VGA_RXN[0..7] (11)


(11) GFX_VGA_TXP[0..7]
(11) GFX_VGA_TXN[0..7]



PCI EXPRESS INTERFACE



GFX_VGA_RXP[0..7] (11)



www.laptop-schematics.com

PWRCNTL_0	PWRCNTL_1	+VGA_VOORE_O	
L	L	1.2V	1.182V
H	L	1.10V	1.082V
L	H	1.0V	0.997V
H	H	0.9V	0.925

U7001B

MUT1 GFX

- >AA1 DVPCNTL_MVP_0
- >Y4 DVPCNTL_MVP_1
- >AC7 DVPCNTL_0
- >Y2 DVPCNTL_1
- >U5 DVPCNTL_2
- >U1 DVPCNTL_3
- >V2 DVPCNTL_4
- >V8 DVPCNTL_5
- >M4 DVPCNTL_6
- >AB7 DVPCNTL_7
- >W1 DVPCNTL_8
- >AB8 DVPCNTL_9
- >W3 DVPCNTL_10
- >AB9 DVPCNTL_11
- >W5 DVPCNTL_12
- >AC6 DVPCNTL_13
- >W6 DVPCNTL_14
- >AD7 DVPCNTL_15
- >AA3 DVPCNTL_16
- >AC8 DVPCNTL_17
- >AA5 DVPCNTL_18
- >AE8 DVPCNTL_19
- >AA6 DVPCNTL_20
- >AE9 DVPCNTL_21
- >AB4 DVPCNTL_22
- >AB2 DVPCNTL_23
- >AC10 DVPCNTL_24
- >AC5 DVPCNTL_25

I2C

GENERAL PURPOSE I/O

DAI1

DAI2

DAI3

DAI4

DAI5

DAI6




DAI7

DAI8









DAI9

DAI10


DAI11




HDMI




www.laptop-schematics.com




R1.1 AMD advice







www.laptop-schematics.com



These signals must be pulled high (to 3.3 V or 5 V) before VDDC is powered up.





```

GPIO(0) - TX_PWRS_ENB (Transmitter Power Savings Enable)
0: 50% Tx output swing for mobile mode
1: full Tx output swing (Default setting for Desktop)

GPIO_1 - TX_DEEMPH_EN (Transmitter De-emphasis Enable)
0: Tx de-emphasis disabled for mobile mode
1: Tx de-emphasis enabled (Default setting for Desktop)

GPIO_2 - BIF_GEN2_EN (5.0 GT/s Enable)
0: Default, (Driver Controlled Gen2)
1: Strap Controlled Gen2

GPIO(11,13,12) - CONFIG[2..0]
100 - 512Kbit M25P05A (ST)
101 - 1Mbit M25P10A (ST)
CONFIG[2]
101 - 2Mbit M25P20 (ST)
CONFIG[1]
101 - 4Mbit M25P40 (ST)
CONFIG[1]
101 - 8Mbit M25P80 (ST)
CONFIG[0]
100 - 512Kbit Pm25LV512 (Chingis)
101 - 1Mbit Pm25LV010 (Chingis)

GPIO_8 - BIF_CLK_PM_EN
0 - Disable CLKREQ# power management capability
1 - Enable CLKREQ# power management capability

GPIO_5 - AMD BOARD FEATURES I
0: 1 RANK OF MEMORY 1: 2 RANKS OF MEMORY

GPIO_16 - AMD BOARD FEATURES II
BANK SELECT;

GPIO_7 - TV OUT STANDARD
0 - PAL TVO
1 - NTSC TVO

V2SYNC - VIP_DEVICE_STRAP_EN
0: Driver would ignore the value sampled on VHAD_0 during reset
1: Driver would use the value sampled at reset from VHAD_0 to determine whether or not a VIP slave device (e.g. Theater chip) is connected (i.e. 0 indicates yes, 1 indicates no).

GPIO_9 - VGA DISABLE : 1 for disable (set to 0 for normal operation)

HSYNC_VSYNC - AUD[1:0]
00 - No audio function
01 - Audio for DisplayPort and HDMI if adapter is detected
10 - Audio for DisplayPort only
11 - Audio for both DisplayPort and HDMI.


```

100: 512M
001: 256M

Memory ID Board Straps

Vendor	DVPDATA(3,2,1,0)	ID	DDR2 Memory Type	Channel Size
Infineon (Qimonda)	0000	0	64M*16	
Samsung	0001	1	64M*16	
Hynix				
Micron				

<Variant Name>






Title : *

ASUSTek COMPUTER INC **Engineer:**













Size	Project Name	Rev
Custom	N11	1.0T

Date: Thursday, April 09, 2009 Sheet 76 of 94

GPIO_21_BB_EN	+BBP
0	1.1V
1	1.5V



1.1-V rails should ramp before, or together with the 1.8-V rails. The 1.1-V nominal voltage rails should never lag the 1.8-V nominal voltage rails by more than 1.1 V within a 1 ms window.



POWER EXPRESS SUPPORT

PE_GPIO0 MXM RESET H: Enable

PE_GPIO1 MXM POWER ENABLE H: Enable


PE_GPIO2 MODE SWITCH


TMDS_HPD0 MXM HOT PLUG

PE_GPIO2 :


L: B1 Internal VGA


H: B2 External VGA






<Variant Name>

		Title : Power_FLOW
ASUSTeK COMPUTER INC		Engineer: N/A
Size	Project Name	Rev
A	Oemga	1.0
Date: Wednesday, April 08, 2009		Sheet 80 of 94



(30.57,83.86) SUSC_ECM

(86) +1.8V_PWRGD




Controller


- 1. Voltage & Current:**
+1.8V: 8.2A
- 2. Frequency:**
Ton=3.85p* $R_t(ON)/V_{in}$ -0.3us
Frequency=Vout/(Vin* T_{on})=500KHZ
- 3. OCP:**
Set PR8205=21.5kohm
Iocp=Rocp* $T_{on}/R_{ds(on)}$ =26A
- 4. Soft start time:**
Soft-Star duration is 1.35ms
- 5. Inrush Current:**
C total =220uF
I inrush=0.163A

Power stage




- 1. IP Current:**
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 1.035A$
- 2. Ripple Current:**
Iripple=2.4A
- 3. Dynamic:**
Ipeak=9.5A
ESR/2=4.5mohm
V=42.75mV
- 4. Inductor Spec:**
Isat=25A
I_{dc}=15.5A
DCR=5.5mohm
- 5. MOSFET Spec:**
H-side and L-side MOSFET:
R_{ds(on)}=16.5mOhm (V_{gs}=4.5V)
I_{cont}=30A (T=25)
I_{peak}=120A (Pause<10us)




VTT_DDR / 0.5A





www.laptop-schematics.com



<Variant Name>


		Title : Power_Charger
ASUSTek Computer INC.		Engineer:
Size	Project Name	Rev
Custom		1.0
Date: Wednesday, April 08, 2009	Sheet	84 of 94




Controller		Power stage	
1. Voltage & Current: +1.2VSUS: 10.5A		1. I/P Current: $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 0.85A$	
2. Frequency: $T_{on} = 3.85 \mu s \cdot R_t(ON) / V_{in} - 0.5 = 0.3 \mu s$ $F_{frequency} = V_{out} / (V_{in} \cdot T_{on}) = 500KHZ$		2. Ripple Current: Irripple=2.5A	
3. OCP: Set PR8506=21.5kohm $I_{ocp} = R_{ocp} \cdot 20 / R_{ds(on)} = 26A$		3. Dynamic: Ipeak=6.35 ESR/2=4.5mohm V=28.575mV	
4. Soft start time: Soft-Star duration is 1.35ms		4. Inductor Spec: Isat=25A Idc=15.5A DCR=5.5mohm	
5. Inrush Current: C total = 220uF I inrush=0.163A		5. MOSFET Spec: H-side and L-side MOSFET: $R_{ds(on)} = 16.5m\Omega$ ($V_{gs} = 4.5V$) $I_{cont} = 30A$ ($T = 25$) Ipeak=120A (Pause<10us)	

www.laptop-schematics.com

POWER GOOD DETECTOR






Power stage	
+5VSUS:	+3VSUS:
1./P Current: $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 1.75A$	1./P Current: $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 0.8A$
2. Ripple Current: Irip=2.63A	2. Ripple Current: Irip=1.13A
3. Dynamic: Ipeak=5A ESR/1=1.5mohm V=75mV	3. Dynamic: Ipeak=3.3A ESR/1=15mohm V=49.5mV
4. Inductor Spec: Isat=13.5A Idc=6A DCR=30mohm	4. Inductor Spec: Isat=13.5A Idc=6A DCR=30mohm
H-side MOSFET: SI7326	
Rds(ON)=30mohm Icont = 6.5A Ipeak = 10A	(Vgs=4.5V) (T = 25 °C) (Pause = 10 us)
L-side MOSFET: 7326	
Rds(ON)= 30mohm Icont = 6.5 A Ipeak = 10 A	(Vgs=4.5 V) (T =25 °C) (Pause =10 us)

Controller	
+5VSUS:	+3.VSUS
1. Voltage & Current: +5VSUS:5V&3A	1. Voltage&Current: +3VSUS:3.3V&3A
2. Frequency: F=400KHZ	2. Frequency: F=500KHZ
3. OCP: Set PR8701=200 KOhm $I_{ocp} = R_{ocp} / R_{ds(on)} = 1000000 = 6.6A$	3. OCP: Set PR8703=200KOhm $I_{ocp} = R_{ocp} / R_{ds(on)} = 1000000 = 6.6A$
4. Soft start time: The Soft Star duration is 2ms	4. Inrush Current: Ctotal=66uF Iinrush=0.109A
5. Inrush Current: C total = 88 uF I inrush= 0.22 A	




www.laptop-schematics.com



+2.5VS / 100mA


2.5V @ 0.2A

- Dropout Voltage:**
 $\Delta V = 0.21V$ ($I_o = 0.3A$)
- Current Limit:**
 $I_{limit} = 320mA$
- Continue Current:**
 $I_{cont} = 300mA$
- Power Dissipation:**
 $R_{thjc} = 250^\circ C/W$
 $P_d = 0.4W$
- EN Voltage:**
 $V_{rising} = 2V$
 $V_{falling} = 0.8V$
- Supply Voltage:**
 $V_{cc} = 3V$
- Inrush current:**
 $T_{ss} = 400ns$
 $C_{total} = 10nF$
 $I_{inrush} = 0.063A$



+1.5VS @ 1.2A

- Dropout Voltage:**
 $\Delta V = 0.3V$ ($I_o = 2A$)
- Current Limit:**
 $I_{limit} = 4A$
- Continue Current:**
 $I_{cont} = 2A$
- Power Dissipation:**
 $R_{thjc} = 52^\circ C/W$
 $P_d = 1.9W$
- EN Voltage:**
 $V_{rising} = 1.4V$
 $V_{falling} = 0.8V$
- Supply Voltage:**
 $V_{cc} = 5V$
- Inrush current:**
 $T_{ss} = 400us$
 $C_{total} = 10nF$
 $I_{inrush} = 0.063A$



<Variant Name>		Title :	
ASUSTek COMPUTER INC		Engineer: N/A	
Size	Project Name	Rev	
C	Oemga	1.0	
Date: Wednesday, April 08, 2009	Sheet	89	of 94

5

4

3

2

1

D

D

C

C

B

B

A

A


5

4


3

2


1

		Title :	
ASUSTek Computer INC.		Engineer:	
Size Custom	Project Name Oemga	Rev 1.0	
Date: <u>Wednesday, April 08, 2009</u>		Sheet	90 of 94

www.laptop-schematics.com




PWRCNTL_0	PWRCNTL_1	VGA_VCORE	
0	0	1.02	-5%
0	1	1.071	Normal
1	0	1.12	+5%
1	1	1.171	+10%



$Ton = 3.85p * R(ON) / Vin - 05 = 0.3us$
 $Frequency = Vout / (Vin * Ton)$
 $= 500KHZ$

- Controller**
- Voltage & Current:**
+1.2VSUS: 16A
 - Frequency:**
 - OCP:**
Set PR8506=21.5kohm
 $I_{ocp} = R_{ocp} * 20 / R_{ds(on)} = 26A$
 - Soft start time:**
Soft-Star duration is 1.35ms
 - Inrush Current:**
C total = 220uF
 $I_{inrush} = 0.163A$


- Power stage**
- IP Current:**
 $I_{in} = Vo * Io / (0.75 * Vin) = 0.85A$
 - Ripple Current:**
Iripple=3.74A
 - Dynamic:**
 $I_{peak} = 6.1A$
 $ESR/2 = 4.5mohm$
 $V = 27.5mohm$
 - Inductor Spec:**
 $I_{sat} = 25A$
 $I_{dc} = 15.5A$
 $DCR = 5.5mohm$
 - MOSFET Spec:**
H-side and L-side MOSFET:
 $R_{ds(on)} = 16.5mOhm (Vgs = 4.5V)$
 $I_{cont} = 30A (T = 25)$
 $I_{peak} = 120A (Pause < 10us)$




VREF = 5.0V
 fosc(KHz) = 17000 / RT (KOhm)
 Soft start: ts(s) = 0.13 * CS (uF)
 Adaptor 判斷點
 VTH of ACIN: 1.25V / 23.2 * (300+23.2) = 17.4V

Input Adaptor Max. Current Limit :
 $I_{limit_current} = (V_{adj1} - 0.075) / (25 * R_s)$
 $= (1.646 - 0.075) / 25 * 0.2 = 3.14A$

BATSEL_0	BATSEL_1	CELLS
1	1	2S
1	0	2S
0	1	3S
0	0	4S





**+1.2VS_SATA /
220mA/350mA**

- 1.2V @ 0.1A**
- Dropout Voltage:**
 $\Delta V = 0.3V$ ($I_o = 2A$)
 - Current Limit:**
 $I_{limit} = 2.5A$
 - Continue Current:**
 $I_{cont} = 2A$
 - Power Dissipation:**
 $R_{thjc} = 52^{\circ}C/W$
 $P_d = 1.8W$
 - EN Voltage:**
 $V_{rising} = 2V$
 $V_{falling} = 0.8V$
 - Supply Voltage:**
 $V_{cc} = 3V$
 - Inrush current:**
 $T_{ss} = 400\mu s$
 $C_{total} = 10\mu F$
 $I_{inrush} = 0.063A$