

3A Low Dropout LDO

EM5103

General Description

EM5103 is a 3A low dropout linear regulator designed for low dropout and high current applications. This device works with dual supplies, a control input for the control circuitry and a power input as low as 1.2V for providing current to output.

It features 3A output current and ultra-low-drop output voltage as well as full protection functions.

V_{OUT} can be as low as 0.8V.

Features

- V_{IN} Range 1.2V to 5.5V
 - V_{OUT} is Adjustable (0.8V Min)
 - Excellent Line Regulation
 - Excellent Load Regulation
 - 3A Guaranteed Output Current*
 - 300mV @ 3A Dropout Voltage
 - OTP and OCP Functions
 - Very Low On-Resistance
 - Enable & Power good Signal
- *Check thermal design information.


Applications

- Notebook & Netbook
- Graphic Cards & MB
- Low Voltage Logic Supplies
- Chipset Supplies
- Server System
- SMPS Post Regulators


Ordering Information

Part Number	Package
EM5103QP	PSOP-8 (Pb-free lead plating package)
EM5103NA	DFN3×3-10L (Pb-free lead plating package)

Pin Configuration




PSOP-8




DFN3×3-10L

Typical Application Circuit

PSOP-8



DFN3x3-10L



Pin Assignment

Pin Name	Pin No.		Pin Function
	PSOP-8	DFN3x3-10L	
POK	1	5	Power OK Indication. POK is an open-drain output. An external pull high resistor connected to this pin is required.
EN	2	6	Enable Input. Pulling the pin below 0.4V turns the regulator off.
VIN	3	7,8,9	Input Voltage. This is the drain input to the power device that supplies current to the output pin. V_{IN} cannot be forced higher than V_{CNTL} .
CNTL	4	10	Supply Input for Control Circuit. CNTL provides supply voltage to the control circuitry and driver for the pass transistor. The driving capability of output current is proportioned to the V_{CNTL} . For the device to regulate, the voltage on this pin must be at least 2.0V greater than the output voltage, and no less than V_{CNTL_MIN} .
NC	5	-	No Connection inside chip.
VOUT	6	1,2,3	Output Voltage. V_{OUT} is power output pin. An internal pull low resistance exists when the device is disabled. Minimum 22µF low ESR ceramic holding capacitor is required at this pin for stabilizing V_{OUT} voltage.
FB	7	4	Feedback Voltage. FB is the inverting input to the error amplifier. A resistor divider from the output to GND is used to set the regulation voltage as $V_{OUT} = (1 + R1/R2) \times 0.8V$ (V). This pin has high impedance and should be kept from noisy source to guarantee stable operation.
GND	8	11	Ground.



Electrical Characteristics @ $V_{CNTL}=5V$, $T_A=25^{\circ}C$, unless otherwise specified

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Supply Input Section						
Control Input Voltage	V_{CNTL}	$V_{OUT}=V_{REF}$	3.0	-	5.5	V
POR Threshold	$V_{CNTLRTH}$		-	2.7	-	V
POR Hysteresis	$V_{CNTLHYS}$		-	0.2	-	V
Power Input Voltage	V_{IN}	$V_{OUT}=V_{REF}$	1.0	-	V_{CNTL}	V
Control Input Current in	I_{CNTL_SD}	$V_{IN}=V_{CNTL}=5V$, $I_{OUT}=0A$, $V_{EN}=0V$	-	10	30	μA
Quiescent Current	I_Q	$V_{IN}=V_{CNTL}=V_{EN}=5V$, $I_{OUT}=0A$, $V_{OUT}=V_{REF}$	-	0.9	1.5	mA
Feedback						
Reference Voltage	V_{REF}	$V_{IN}=V_{CNTL}=V_{EN}=5V$, $I_{OUT}=0A$, $V_{OUT}=V_{REF}$	0.788	0.8	0.812	V
Feedback Input Current	I_{FB}		-	5	-	nA
V_{IN} Line Regulation	$V_{REF(LINE)}$	$1.2V < V_{IN} < 5V$, $V_{CNTL}=V_{EN}=5V$, $I_{OUT}=0A$, $V_{OUT}=V_{REF}$	-	0.01	0.1	%/V
Load Regulation (Note 6)	$V_{REF(LOAD)}$	$10mA < I_{OUT} < 3A$, $V_{IN}=V_{CNTL}=V_{EN}=5V$, $V_{OUT}=V_{REF}$	-	0.8	1.5	%/A
Load Regulation over Temperature	$V_{REF(TOTAL)}$	$10mA < I_{OUT} < 3A$, $V_{IN}=V_{CNTL}=V_{EN}=5V$, $V_{OUT}=V_{REF}$, $-40^{\circ}C < T_j < 125^{\circ}C$ by design	-	-	3	%
Dropout Voltage (Note 7)	V_{DROP}	$I_{OUT}=2A$, $V_{CNTL}=V_{EN}=5V$, $V_{OUT}=V_{REF}$	-	200	240	mV
		$I_{OUT}=3A$, $V_{CNTL}=V_{EN}=5V$, $V_{OUT}=V_{REF}$	-	300	360	mV
Output Voltage	V_{OUT}		0.8		$V_{CNTL}-2$	V
V_{OUT} Pull Low Resistance		$V_{IN}=V_{CNTL}=5V$, $V_{EN}=0V$	-	70	-	Ω
Enable						
Enable High Level	V_{EN}		1.4	-	-	V
Disable Low Level	V_{SD}		-	-	0.4	V
Enable Source Current	I_{EN}	$V_{CNTL}=5V$, $V_{EN}=0V$	-	7	18	μA
Enable Input Impedance	Z_{EN}		-	700	-	K Ω
Output Voltage Ramp Up Time			1.5	2.5	4.5	ms
PWROK						
FB Power OK Threshold	V_{POKTH}	$V_{IN}=V_{CNTL}=V_{EN}=5V$, $I_{OUT}=0A$, $V_{OUT}=V_{REF}$	-	90	-	%
Power OK Hysteresis	V_{POKHYS}	$V_{IN}=V_{CNTL}=V_{EN}=5V$, $I_{OUT}=0A$, $V_{OUT}=V_{REF}$	-	8	-	%
POK Delay Time		From $V_{OUT} > 90\%$ to POK rising	0.5	1.0	2.0	ms
Over Current Protection						
OCP Threshold Level	I_{OCP}	$V_{IN}=V_{CNTL}=V_{EN}=5V$, $V_{OUT}=V_{REF}$	3.2	4.0	-	A
Output Short Circuit Current	I_{SC}	$V_{IN}=V_{CNTL}=V_{EN}=5V$, $V_{OUT}=0V$	1.5	2.5	-	A



Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Thermal Protection						
Thermal Shutdown Temperature	T_{SD}	$V_{IN}=V_{CNTL}=V_{EN}=5V, I_{OUT}=0A,$ $V_{OUT}=V_{REF}$	-	160	-	$^{\circ}C$
Thermal Shutdown Hysteresis	T_{SDHYS}	$V_{IN}=V_{CNTL}=V_{EN}=5V, I_{OUT}=0A,$ $V_{OUT}=V_{REF}$	-	30	-	$^{\circ}C$

Note 1. Stresses listed as the above “Absolute Maximum Ratings” may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.

Note 2. θ_{JA} is measured in the natural convection at $T_A=25^{\circ}C$ on a 4-layers high effective thermal conductivity test board with minimum copper area of JEDEC 51-7 thermal measurement standard. The case point of θ_{JC} is on the expose pad for PSOP-8 package.

Note 3. θ_{JA} is $52^{\circ}C/W$ for PSOP-8 packages on JEDEC 51-7 (4 layers, 2S2P) thermal test board with $50mm^2$ copper area.

Note 4. Devices are ESD sensitive. Handling precaution is recommended.


Note 5. The device is not guaranteed to function outside its operating conditions.

Note 6. Load regulation is measured by a current pulse with 50Hz frequency and 10% duty cycle.


Note 7. The dropout voltage is defined as $(V_{IN}-V_{OUT})$, which is measured when V_{OUT} equal to $(V_{OUT,(NORMAL)}-100mV)$.




Typical Operating Characteristics



Typical Operating Characteristics(Cont.)



Typical Operating Characteristics(Cont.)



Functional Description

Enable Function

EM5103 is enabled if the voltage of the EN pin is greater than 1.4V. If the voltage of the EN pin is less than 0.4V, the IC will be disabled. The quiescent current can be decreased to be less than 10μA typically.

POR – Power ON Reset

To let EM5103 start to operation, CNTL voltage must be higher than its POR voltage even when EN voltage is pulled higher than enable high voltage. Typical POR voltage is 2.7V.

VOUT Voltage Adjustment

The VOUT voltage of EM5103 can be adjusted by external voltage divider. Refer to typical application circuit, VOUT voltage is calculated by the following equation:

$$V_{OUT} = \left(1 + \frac{R_1}{R_2}\right) \times 0.8V$$



Over Current Limit Function

EM5103 features over current limiting function as well as output short circuit current fold back function. Typically, before the thermal protection is triggered, EM5103 can limit its output current to 4.0A. When output voltage is decreased, the limiting current level also decreases. When V_{OUT} is short to GND, or V_{OUT} voltage is zero, the output current level is limited to 2.5A, typically.

Input and Output Capacitor Selection

For CNTL pin, a 1μF ceramic capacitor is enough for bypassing the supply of CNTL to GND. For V_{IN} pin, 10μF or larger ceramic capacitor is required to provide bypass path in transient current demand. V_{OUT} pin is also recommended to have 22μF or larger ceramic capacitor to be stable and reduce the V_{OUT} voltage dip when fast loading transient is happened. A feed-forward capacitor can be placed between V_{OUT} and FB pin to speed up the transient response, optionally.

Power Dissipation

The max power depends on some conditions, including thermal impedance, PCB layout, airflow, and so on. The max power dissipation can be calculated by the formula as below:

$$P_{D(max)} = (T_{J(max)} - T_A) / \theta_{JA}$$

T_{J(max)} is the max junction temperature; θ_{JA} is the thermal impedance from junction to ambient. The thermal impedance θ_{JA} of exposed SOP-8 is package design and PCB design dependent.

The thermal impedance can be reduced by increasing the copper area under the exposed pad of the SOP-8 package. So, to let the copper area as large as possible is helpful for the thermal performance of the exposed SOP-8 package.


For recommended specification of EM5103, the max junction temperature is 125 degree C. The θ_{JA} of exposed SOP-8 is 75°C/W on the standard JEDEC 51-7(4 layers, 2S2P, copper 2 oz) thermal test board. The max power dissipation (at 25°C ambient, on the min exposed pad layout) can be calculated as below:

$$P_{D(max \text{ at } 25^\circ\text{C})} = (125^\circ\text{C} - 25^\circ\text{C}) / (75^\circ\text{C/W}) = 1.33\text{W}$$

Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T _{smax} to T _p)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T _{s min})	100°C	150°C
-Temperature Max(T _{s max})	150°C	200°C
-Time(t _{s min} to t _{s max})	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T _L)	183°C	217°C
- Time (t _L)	60-150 seconds	60-150 seconds
Peak Temperature(T _P)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

PSOP-8 Dimension



*:Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.1850	0.2008	4.70	5.10	H	0.0157	0.0327	0.40	0.83
B	0.1457	0.1614	3.70	4.10	I	0.0075	0.0102	0.19	0.26
C	0.2283	0.2441	5.80	6.20	J	0.0098	0.0197	0.25	0.50
D	0.0130	0.0200	0.33	0.51	K	0°	8°	0°	8°
E	0.05*		1.27 *		M	0.0764	0.0980	1.94	2.49
F	0.0472	0.0638	1.20	1.62	N	0.0764	0.0980	1.94	2.49
G	0.0032	0.0110	0.08	0.28					

Notes : 1.Controlling dimension : millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material :

- Mold Compound : Epoxy resin family, flammability solid burning class:UL94V-0

DFN3x3-10L Dimension

Marking:

10-Lead DFN3x3-10L Plastic Surface Mounted Package
CYStek Package Code: NA

*:Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.028	0.031	0.70	0.80	D2	0.087	0.106	2.20	2.70
A1	0.000	0.020	0.00	0.50	E2	0.055	0.069	1.40	1.75
A3	0.008*		0.20*		e	0.020*		0.50*	
b	0.007	0.012	0.18	0.30	L	0.012	0.020	0.30	0.50
D	0.118*		3.0*		K	0.008	-	0.20	-
E	0.118*		3.0*						

Notes : 1.Controlling dimension : millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material :

- Mold Compound : Epoxy resin family, flammability solid burning class:UL94V-0

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.