


CT8 BLOCK DIAGRAM

CLAW HAMMER / RS480 / SB400

PCB STACK UP





- LAYER 1 : TOP
- LAYER 2 : GND
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : VCC
- LAYER 6 : BOT



- SYSTEM POWER MAX1845 (1.2V/NB_CORE/1.25V)
- CPU CORE MAX1544 POWER 1.2V
- SYSTEM MAX1999 POWER(3/5V)
- SYSTEM POWER MAX1845 (2.5VSUS/1.8VSUS)
- BATT CHARGER MAX1722
- DISCHARGE

PCI DEVICES IRQ ROUTING

DEVICE	IDSEL #	REQ/GNT #	PCI_INT
GBIT ETHERNET AD16		2	C
MINIPCI SLOT AD18		1	E,F
CardBus/1394 AD25		4	B,D,G



Parallel Resonance Crystal
Tolerance: 35ppm (max)
Load: 20pf

1. Remove R84.


Operating Current: 400mA

Layout Note:


- 1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE AS CKG. AS POSSIBLE
- 2- ROUTE ALL CPUCLK/#, NBSRCCLK/#, SBSRCCLK/#, SBLINKCLK/# AS DIFFERENT PAIR RULE
- 3- PUT DECOUPLING CAPS CLOSE TO CKG. POWER PIN

EXT CLK FREQUENCY SELECT TABLE(MHZ)


FS2	FS1	FS0	CPU	SRCCLK [2:1]	HTT	PCI	USB	COMMENT
0	0	0	Hi-Z	100.00	Hi-Z	Hi-Z	48.00	Reserved
0	0	1	X	100.00	X/3	X/6	48.00	Reserved
0	1	0	180.00	100.00	60.00	30.00	48.00	Reserved
0	1	1	220.00	100.00	36.56	73.12	48.00	Reserved
1	0	0	100.00	100.00	66.66	33.33	48.00	Reserved
1	0	1	133.33	100.00	66.66	33.33	48.00	Reserved
1	1	1	200.00	100.00	66.66	33.33	48.00	Normal HAMMER operation




20 Mils width to pin
100 Mils width to capacitor
250 Mils width to PWM




add c154,c283,c284,c285 4.7u
c9,c277 100u change to 220u




50 Mils, routing as 15 mils width if the distance from bead to cpu pin less than 1000 mils.




2. Change C311 from 10u to 100u, remove C304.
 $V_{out} = 1.25(1 + R_a/R_b)$
 $R_a = R_b(V_{out}/1.25 - 1)$



1. Remove R386,Q33, connect U18 pin 6 to TEMP_ALARM#.








20 mils width to CPU pins.




LAYOUT: Place close to CPU.

PROJECT : CT8
Quanta Computer Inc.

Size	Document Number	Rev
Custom	CPU DDR/POWER I/F	2A
Date:	Thursday, April 14, 2005	Sheet 4 of 42









- AVDD DAC VDD (2.5V)
- AVDDDI DIGITAL VDD (1.8V)
- AVDDQ DAC2 BANDGAP REF (1.8V)
- PLLVDD PLL VDD (1.8V)
- HTPVDD HT PLL VDD (1.8V)


PUT AVDD, AVDDDI, AVDDQ, PLLVDD, HTPVDD DECOUPLING CAPS ON THE BOTTOM, CLOSE TO BALLS






ROUTING H_THRMCA AND HW_AGND AS DIFFERENTIAL PAIR


REV.B DEL Y1 AND U3 CIRCUIT.

LOAD_ROM#: LOAD ROM STRAP ENABLE strap





SPMEM_EN#: SIDE PORT MEMORY ENABLE strap





NB RS480 POWER STATES

Power Signal	S0	S1	S3	S4/S5	G3
VDDHT	ON	ON	OFF	OFF	OFF
VDDR, VDDRCK	ON	ON	ON	ON	OFF
VDD18	ON	ON	OFF	OFF	OFF
VDDC	ON	ON	OFF	OFF	OFF
VDDA18	ON	ON	OFF	OFF	OFF
VDDA12	ON	ON	OFF	OFF	OFF
AVDD	ON	ON	OFF	OFF	OFF
AVDDDI	ON	ON	OFF	OFF	OFF
PLLVD	ON	ON	OFF	OFF	OFF
HTPVD	ON	ON	OFF	OFF	OFF
VDDR3	ON	ON	OFF	OFF	OFF
LPVDD	ON	ON	OFF	OFF	OFF
LVDDR18D	ON	ON	OFF	OFF	OFF
LVDDR18A	ON	ON	OFF	OFF	OFF




PUT DECOUPLING CAPS ON THE TOP, CLOSE TO BALLS
CONNECT VSSA22, VSSA59, VSS30, VSS89 to the ground.

PROJECT : CT8
Quanta Computer Inc.

Size Custom	Document Number RS480M-POWER	Rev 2A
Date: Thursday, April 14, 2005	Sheet 8 of 42	

Notice the trace width.



NOTE: BA2 is not used and it is left open.


NOTE: VDDid is a no connect for 2.5V DDR SDRAM. It is only used for 3.3V SDRAM.

NOTE: Pin 10 (RESET_L) is not used by unbuffered DIMM's.

Test point need place another side

SO-DIMM
(REVERSE)

		PROJECT : CT8 Quanta Computer Inc.	
Size Custom	Document Number DDR NEAR SO-DIMM	Date Thursday, April 14, 2005	Rev 1A
Sheet 9 of 42		Page 1	




NOTE: BA2 is not used and it is left open.

NOTE: VDDid is a no connect for 2.5V DDR SDRAM.
It is only used for 3.3V SDRAM.

NOTE: Pin 10 (RESET_L) is not used by unbuffered DIMM's.




Test point need place another side










Socket_SO_DIMM_200_pin_RVS H9.2

DDR





MD62	RN46	1	2	10X2	MD 62
MD58		3	4		MD 58
MD56	RN48	1	2	10X2	MD 56
MD61		3	4		MD 61
MD59	RN47	1	2	10X2	MD 59
MD63		3	4		MD 63
MD60	RN49	1	2	10X2	MD 60
MD57		3	4		MD 57
MD55	RN50	1	2	10X2	MD 55
MD50		3	4		MD 50
MD48	RN53	1	2	10X2	MD 48
MD53		3	4		MD 53
MD51	RN51	1	2	10X2	MD 51
MD54		3	4		MD 54
MD49	RN52	1	2	10X2	MD 49
MD52		3	4		MD 52
MD42	RN55	1	2	10X2	MD 42
MD47		3	4		MD 47
MD45	RN58	1	2	10X2	MD 45
MD40		3	4		MD 40
MD43	RN54	1	2	10X2	MD 43
MD46		3	4		MD 46
MD41	RN56	1	2	10X2	MD 41
MD44		3	4		MD 44
MD38	RN59	1	2	10X2	MD 38
MD34		3	4		MD 34
MD32	RN61	1	2	10X2	MD 32
MD37		3	4		MD 37
MD39	RN57	1	2	10X2	MD 39
MD35		3	4		MD 35
MD36	RN60	1	2	10X2	MD 36
MD33		3	4		MD 33
MD27	RN63	1	2	10X2	MD 27
MD26		3	4		MD 26
MD25	RN65	1	2	10X2	MD 25
MD24		3	4		MD 24
MD31	RN62	1	2	10X2	MD 31
MD30		3	4		MD 30
MD28	RN64	1	2	10X2	MD 28
MD29		3	4		MD 29
MD22	RN67	1	2	10X2	MD 22
MD18		3	4		MD 18
MD17	RN69	1	2	10X2	MD 17
MD20		3	4		MD 20
MD19	RN66	1	2	10X2	MD 19
MD23		3	4		MD 23
MD16	RN68	1	2	10X2	MD 16
MD21		3	4		MD 21
MD11	RN71	1	2	10X2	MD 11
MD14		3	4		MD 14
MD9	RN73	1	2	10X2	MD 9
MD8		3	4		MD 8
MD10	RN70	1	2	10X2	MD 10
MD15		3	4		MD 15
MD12	RN72	1	2	10X2	MD 12
MD13		3	4		MD 13
MD7	RN75	1	2	10X2	MD 7
MD2		3	4		MD 2
MD4	RN77	1	2	10X2	MD 4
MD0		3	4		MD 0
MD8	RN74	1	2	10X2	MD 8
MD3		3	4		MD 3
MD5	RN76	1	2	10X2	MD 5
MD1		3	4		MD 1

DQS0	R271	10-0402	DQS 0
DQS1	R269	10-0402	DQS 1
DQS2	R268	10-0402	DQS 2
DQS3	R259	10-0402	DQS 3
DQS4	R243	10-0402	DQS 4
DQS5	R241	10-0402	DQS 5
DQS6	R238	10-0402	DQS 6
DQS7	R236	10-0402	DQS 7
DM0	R272	10-0402	DM 0
DM1	R270	10-0402	DM 1
DM2	R269	10-0402	DM 2
DM3	R259	10-0402	DM 3
DM4	R245	10-0402	DM 4
DM5	R242	10-0402	DM 5
DM6	R238	10-0402	DM 6
DM7	R237	10-0402	DM 7




03/19 Modify ->Quanta stock haven't 68x4 (8P4R-0402)







PLACE THESE CAPS CLOSE TO THE CONNECTOR




C610 AND C611 CLOSE THE BALL R30 OF U600




RTC









LENGTH OF (PCI_CLK9_R + PCI_CLK9_FB) SHOULD BE AS SHORT AS POSSIBLE




REV. B
3VPCU 2
R8500
Remove charge circuit
Q16, R129, R133, R137, R140




Please double check SB400 pin D5 & pin A27 define, because can't meet ATI library/symbols.



04/06 Modify
C641 AND C642 CLOSE THE BALL A16 OF U600















PROJECT : CT8
Quanta Computer Inc.

Size	Document Number	Rev
Custom	SB400-SATA/IDE	1A
Date:	Thursday, April 14, 2005	Sheet 14 of 42

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.






REQUIRED STRAPS

	ACPWRON	AC_SDOUT	RTC_CLK	SPDIF_OUT	PCI_CLK4	PCI_CLK5	PCI_CLK6	PCI_CLK7	PCI_CLK8	PCI_CLK3
PULL HIGH	MANUAL PWR ON DEFAULT	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	SIO 24MHz	48MHz OSC MODE DEFAULT	14MHz OSC MODE DEFAULT	CPU I/F = K8 DEFAULT	ROM TYPE H,H = PCI ROM H,L = PMC LPC ROM		USB PHY PWRDOWN DISABLE DEFAULT
PULL LOW	AUTO PWR ON	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC (NOT SUPPORTED W/ IT8712)	SIO 48MHz DEFAULT	48MHz XTAL MODE	14MHz XTAL MODE	CPU I/F = P4	L,H = NORMAL LPC ROM L,L = FWH ROM		USB PHY PWRDOWN ENABLE

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.


Need to check




DEBUG STRAPS

	PDDACK#	PCI_AD31	PCI_AD30	PCI_AD29	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE SHORT RESET	PLL CHARGE PUMP CTRL BIT 1 HI DEFAULT	PLL CHARGE PUMP CTRL BIT 0 HI DEFAULT	PLL VCO CTRL BIT 1 HI DEFAULT	PLL VCO CTRL BIT 0 HI DEFAULT	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BY PASS USB PLL
PULL LOW	USE LONG RESET DEFAULT	PLL CHARGE PUMP CTRL BIT 1 LO	PLL CHARGE PUMP CTRL BIT 0 LO	PLL VCO CTRL BIT 1 LO	PLL VCO CTRL BIT 0 LO	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	USE USB PLL DEFAULT


Need to check



SB PCIE EEPROM STRAPS



MINI PCI TYPE III SLOT




REV.B



1. Remove R175, Q19.
2. CN22 pin 34 connect to PCI_PME#.

PROJECT : CT8
Quanta Computer Inc.

Size	Document Number	Rev	
Custom		3A	
Date: Thursday, April 14, 2005		Sheet	17 of 42



CardBus Connector



REV.B
REMOVE PCI1510 CIRCUIT AND PARTS.

U26-3

VCCB	D19	X
VCCB	K19	X
B_CAD31/B_D10	B15	X
B_CAD30/B_D9	A16	X
B_CAD29/B_D11	B16	X
B_CAD28/B_D8	A17	X
B_CAD27/B_D0	C16	X
B_CAD26/B_A0	D17	X
B_CAD25/A1	C18	X
B_CAD24/B_A2	D18	X
B_CAD23/B_A3	E18	X
B_CAD22/B_A4	F18	X
B_CAD21/B_A5	G18	X
B_CAD20/B_A6	H18	X
B_CAD19/B_A25	I18	X
B_CAD18/B_A7	J18	X
B_CAD17/B_A24	K17	X
B_CAD16/B_A17	L17	X
B_CAD15/B_IOWR	K18	X
B_CAD14/B_A8	L18	X
B_CAD13/B_IORD	L18	X
B_CAD12/B_A11	L18	X
B_CAD11/B_OE	L18	X
B_CAD10/B_CEX2	L18	X
B_CAD9/B_A10	M18	X
B_CAD8/B_D10	M14	X
B_CAD7/B_D7	M15	X
B_CAD6/B_D13	N15	X
B_CAD5/B_D6	N18	X
B_CAD4/B_D12	M15	X
B_CAD3/B_D5	P18	X
B_CAD2/B_D11	P18	X
B_CAD1/B_D4	P18	X
B_CAD0/B_D3	P18	X
B_CCBE3/B_REG2	F15	X
B_CCBE2/B_A12	G15	X
B_CCBE1/B_A8	K14	X
B_CCBE0/B_CET1	M14	X
B_CPAR/B_A13	K13	X
B_CFRAME/B_A23	G19	X
B_CTRDY/B_A22	H13	X
B_CIRDY/B_A15	J13	X
B_CSTOP/B_A20	J17	X
B_CDEVSL/B_A21	H19	X
B_CBLOCK/B_A19	J19	X
B_CSERRR/B_A14	J18	X
B_CSERRR/B_WAIT	B18	X
B_CREQA/B_INPACK	E18	X
B_DGNT/B_WE	J15	X
B_CSTSCHG/B_BVD1(STSCHG#)	F14	X
B_CCLKRUN/B_WP1(OIS16)	A18	X
B_CCLK/B_A16	H18	X
B_CINT/B_READY(IREQ)	B19	X
B_CRST/B_RESET	F17	X
B_CAUDIO/B_BVD2(SPKR)	C17	X
B_CCD1/B_CDI	N15	X
B_CCD2/B_CDI	B17	X
B_CVS1/B_VSI	C18	X
B_CVS2/B_VS2	F19	X
B_RSVD/B_D14	N17	X
B_RSVD/B_D2	A15	X
B_RSVD/B_A18	K15	X

PCI7411GHK

U26-2


VCCA	A5	X
VCCA	A11	X
A_CAD31/A_D10	D1	A D10
A_CAD30/A_D9	D2	A D1
A_CAD29/A_D1	C2	A D8
A_CAD28/A_D8	B4	A D0
A_CAD27/A_D0	A4	A A1
A_CAD26/A_A0	E8	A A2
A_CAD25/A_A1	R8	A A3
A_CAD24/A_A2	C6	A A4
A_CAD23/A_A3	R6	A A5
A_CAD22/A_A4	C8	A A6
A_CAD21/A_A5	B6	A A7
A_CAD20/A_A6	A8	A A8
A_CAD19/A_A25	C7	A A25
A_CAD18/A_A7	A7	A A24
A_CAD17/A_A24	A10	A A17
A_CAD16/A_A17	A11	A IOWR#
A_CAD15/A_IOWR	G11	A A9
A_CAD14/A_A8	A A7	A IORD#
A_CAD13/A_IORD	B11	A A11
A_CAD12/A_A11	C12	A OE#
A_CAD11/A_OE	A A6	A A25
A_CAD10/A_CEX2	E12	A D15
A_CAD9/A_A10	A12	A A10
A_CAD8/A_D15	F12	A D13
A_CAD7/A_D7	A A4	A A24
A_CAD6/A_D13	A A3	A A25
A_CAD5/A_D6	A13	A D6
A_CAD4/A_D12	A A1	A D5
A_CAD3/A_D5	A14	A D11
A_CAD2/A_D11	B14	A D4
A_CAD1/A_D4	A D1	A D3
A_CAD0/A_D3	A D9	A D10
A_CCBE3/A_REG2	C5	A REG#
A_CCBE2/A_A12	F9	A A12
A_CCBE1/A_A8	B10	A A8
A_CCBE0/A_CET1	O12	A CET#
A_CPAR/A_A13	G10	A A13
A_CFRAME/A_A23	C8	A A23
A_CTRDY/A_A22	A8	A A22
A_CIRDY/A_A15	B8	A A15
A_CSTOP/A_A20	A9	A A20
A_CDEVSL/A_A21	C9	A A21
A_CBLOCK/A_A19	E10	A A19
A_CSERRR/A_A14	F10	A A14
A_CSERRR/A_WAIT	B3	A WAIT#
A_CREQA_INPACK#	E7	A INPACK#
A_DGNT/A_WE	B8	A WE#
A_CSTSCHG/A_BVD1(STSCHG#)	C2	A STSCHG_P
A_CCLKRUN/A_WP1(OIS16)	E9	A A16
A_CCLK/A_A16	C4	A IREQ#
A_CINT/A_READY(IREQ)	A6	A RESET
A_CRST/A_RESET	A2	A SPKR_P
A_CAUDIO/A_BVD2(SPKR)	C15	A CD1#
A_CCD1/A_CDI	E6	A CD2#
A_CCD2/A_CDI	A3	A VS1#
A_CVS1/A_VSI	E8	A VS2#
A_CVS2/A_VS2	B13	A D14
A_RSVD/A_D14	D2	A D2
A_RSVD/A_D2	C10	A A18
A_RSVD/A_A18		

PCI7411GHK


CN4

A D3	2	SKTAA0D3
A D4	3	SKTAA0D4
A D11	37	SKTAA0D11
A D5	4	SKTAD5
A D12	38	SKTAD12
A D6	5	SKTAD6
A D13	39	SKTAD13
A D7	6	SKTAD7
A D14	40	SKTAD14
A D8	7	SKTAD8
A D15	41	SKTAD15
A D9	8	SKTAD9
A D10	9	SKTAD10
A CE2#	42	SKTAA0CE2#
A GEE#	43	SKTAA0GEE#
A A11	10	SKTABAD11/OE#
A IORD#	44	SKTAA0IORD#
E11	11	SKTAA0E11
A IOWR#	45	SKTAA0IOWR#
A A17	46	SKTAA0A17
A A24	55	SKTAA0A24
A OE#	22	SKTAA0OE#
A A6	56	SKTAA0A6
A A25	23	SKTAA0A25
A A5	24	SKTAA0A5
A A26	25	SKTAA0A26
A A3	26	SKTAA0A3
A A4	27	SKTAA0A4
A A27	28	SKTAA0A27
A A28	29	SKTAA0A28
A D0	30	SKTAA0D0
A D8	68	SKTAA0D8
A D1	31	SKTAA0D1
A D9	69	SKTAA0D9
A D10	68	SKTAA0D10
A CE1#	7	-SKTACBE0/CE1#
A A6	12	-SKTACBE1/A6
A A12	21	-SKTACBE2/A12
A REG#	51	-SKTACBE3/REG#
A A23	19	SKTAPCLK/A16
A A22	58	-SKTAFRAME/A23
A A15	20	SKTAFRDY/A15
A A22	53	-SKTATRDY/A22
A A21	50	SKTADRVSEL/A21
A A20	49	SKTASTOP/A20
A A13	13	SKTAPARA/A13
A A14	14	-SKTAPERN/A14
A WAIT#	59	SKTASERR/WAIT#
A INPACK#	60	-SKTAREQ/INPACK#
A TAINT/WE#	15	SKTASERR/WE#
A IREQ#	16	-SKTAINTRDY
A IOIS16#	48	-SKTALOCK/A19
A RESET	58	-SKTACKRUN/WP
A D14	40	-SKTARST/RESET
A A18	47	SKTARSTDV/D14
A VS1#	43	SKTARSTDV/D18
A VS2#	52	SKTAVS1/VS1#
A CD1#	36	SKTAVS2/VS2#
A CD2#	67	SKTACD1/CD1#
A SPKR_P	62	SKTACD2/CD2#
A STSCHG_P	63	SKTAAUDIO/BVD2
A D2	32	SKTASTSCHG/BVD1
		SKTARSTDV/D2


CARDBUS SLOT
FOX=WZ21131-G2



CardBus




PCIXX21 Power Terminals




1. Change R402 from no stuff to 0 ohm.
2. Remove R392, Q36.
3. U26 pin T3 connect to PCI_PME#
4. Add RC circuit on CLK48M.
5. Change R407 to 4.7k.
6. Change L48 to 0 ohm.

CARD POWER CONTROL




PCI7411GHK

R499,421,383,375 move to chip side.



PCI7411GHK




TAITWUN-R007-020-N5-44P rev.f



5 IN1 CARD READER

REV. B

1. Remove R397, D16, R489.
2. Add a Quick Switch U34 to isolate clock.
3. Change R501 to 0 ohm.
4. CN5 pin 35, 43 connect to the same net.
5. ADD R516, R517, R518, R519.




REV. B





PROJECT : CT8
Quanta Computer Inc.


Size: Custom
Document Number: [Blank]
Date: Thursday, April 14, 2005
Sheet: 21 of 42
Rev: 3A

IEEE 1394a



IEEE 1394 CONNECTOR






For Layout:
Place decoupling caps near the power pins of SmartAMC device.

For Layout:
Place these resistors close to SmartAMC device.



Populate RX152 in order to enable the audio codec only feature of the SmartAMC device

FROM CD-ROM




For Layout:
Place CX132, CX133, CX135, CX136 near SmartAMC device

Ground Tie




PC SPEAKER



Place crystal and associated circuitry very near SmartAMC Device.

CX20468-21:	ADD R20, MR8
	REMOVE MR12, R413, D24, MR30, MR31
	REV:B SETTING
CX20468-31:	ADD MR12, R413, D24, MR30
	REMOVE R20, MR31, MR8
CX20468-31 without software EQ:	ADD MR12, MR31, MR30
	REMOVE R413, D24, MR8, R20


AUDIO AMPLIFIER




0312 Gain Table

GAIN0	GAIN1	SE/BTL	AV (inv)
0	0	6 dB	6 dB
0	1	0	10 dB
1	0	0	15.6 dB
1	1	0	21.6 dB
X	X	1	4.1 dB


SPEAKER OUT



2ND HEADPHONE OUT




PAVILION




	PAVILION	PRESARIO
R151	✓	✗
R398	✗	✓


HEADPHONE OUT



PAVILION
PRESARIO




MICROPHONE



Revision History

REV	Description	Date
00	Initial Release	February 14, 2002
01	27mmx27mm form factor.	July 5, 2002
02	6 pins J1 connector-T/R traces for specific uses-100V C902/C904	September 24, 2002
03	add J1B - remove T903	October 9, 2002
04	Change J1 & J1B. Change R938 size. Add TP60 to TP71.	November 12, 2002
05	Removed J1B. Change size for C978, C984, R902, R904, R906, R908, R910 and R978. Changed BR904 and BR906 to different manufacture.	November 26, 2002
06	Corrected error in Q904 PCB footprint.	January 3, 2003
07	Added DIB data transformer footprint, added MC966, deleted ring impedance circuit. Added the letter "M" prefix to all reference designators for MC986 from 3.3nF to 10nF, 100nF, +20%, V5V. By default, MC986 will be populated. Also, changed CX20493 revision from 11 to 21.	September 24, 2003
08	Changed MC986 from 3.3nF to 10nF, 100nF, +20%, V5V. By default, MC986 will be populated. Also, changed CX20493 revision from 11 to 21.	November 06, 2003

REV:B MODIFY FOR USE NEW MODEM MODULE



C906 and C908 must be Y3 type Capacitors for Nordic Countries only

RING_1 RING_1 27
TIP_1 TIP_1 27

Depending of the design target and DIB length, DIB components can be:
-C922/C924 10pF
-C922/C924 47pF (Validation in progress)

C922, C924, C906, and C908, must be Y3 type Capacitors in order to comply with Nordic Countries deviations of IEC60950 2nd and 3rd ed. Y3 type capacitors must also be certified for a 2.5KV impulse test. This must be checked in vendors' specifications (see AVL).

Circuit traces for C922 and C924 should be less than 2 inches.


C970 must be placed near pins 7 (PWR+) and 6 (AGnd).
C928, C930 must be placed near pins 2 (AVdd) and 6 (AGnd).
C944, C974, and C976 must be placed near pins 3 (Vc) and 4 (VRef).
C940 is X5R ceramic.




REV:B MODIFY
DEL L9 / L10 / RV1 / C458

PROJECT : CT8
Quanta Computer Inc.

Size: Custom	Document Number: 22--MODEM (DAA)	Rev: 1A
Date: Thursday, April 14, 2005		Sheet: 25 of 42



	8100CL(10/100M)	8110SB(1G)
DVDD33	3.3VD 26,41,56,71,84,94,107	3.3VD 26,41,56,71,84,94,107
AVDDL	3.3VA 3,7,20	2.5VA 3,7,20,16
DVDD	2.5VD 32,54,78,99	1.8VD 32,54,78,99,24,45,64,110,116,126
AVDD25	2.5VA 12	NC
AVDDH	NC	3.3VA 10,120











PROJECT : CT8
Quanta Computer Inc.


Size Custom	Document Number	Rev 3A
Date: Thursday, April 14, 2005	Sheet 27 of 42	




Touchpad control



LED HSMD-C170 ORANGE




LED HSMB-C172 BLUE



LED HSMD-C110 ORANGE



LED HSMD-C112 BLUE




REV.B: LED7 AND LED8 SWAP

PROJECT : CT8
Quanta Computer Inc.

Size	Document Number	Rev
Custom		2A
Date:	Thursday, April 14, 2005	Sheet 28 of 42

8Mbit (1M Byte), TSSOP40




*ST Micro M29W008AB/AMD-29LV081B/SST39VF080


AMD :Pin 10 is RESET# ; Pin12 is RY/BY#
SST :Pin10,12 are NC

- 1.AMD-29LV081B require MAX 500nS Tready for it's hardware reset.And MAX6326_UR29 has >100ms reset timing.So we can tie it's reset# pin to +3VALW directly.
- 2.SIO has internal 20 mS delay of VCC1_PWROK

4Mbit (512k Byte), TSSOP32



KBC-NS87541L



- REV. B
1. Remove R468.
 2. Add a Diode D20 on BATLOW#.
 3. R470 no stuff.


Pin 24 if no pull-high, will can't reboot.

Pin 103 internal is "A19", Can't use to GPIO






IO Address





BADDR1-0	Index	Data
0 0	2E	2F
0 1	4E	4F
1 0	HCFCGBAH, HCFCGBAL	(HCFCGBAH, HCFCGBAL)*1
1 1	Reserved	Reserved



SHBM=1: Enable shared memory with host BIOS




LPC Debug Port







SEL	FUNCTION (COM)
LOW	IN_B0
HIGH	IN_B1




75-R as possible as closed to SB

75-R as possible as closed to SB


75-R as possible as closed to SB

TOUCH PAD CONNECTOR



CHECK PIN DEFINE


KEYBOARD CONNECTOR



AV BOARD


REV.B
DEL CN20, C681, C677, CC673

POWER BOARD



MX0	MX1	MX2	MX3	MX4	MX5	MX6	MX7
BACK	PLAY/PAUSE	FORWARD	STOP	VOL UP	MUTE	VOL DN	WIRELESS

DAUGHTER BOARD












PROJECT : CT8
Quanta Computer Inc.



Size	Document Number	Rev
Custom	MDC	2A

Date: Thursday, April 14, 2005 Sheet 33 of 42

CD-ROM




PROJECT : CT8
Quanta Computer Inc.




REV. B


REV. B




BATTERY CHARGER

ADAPTER 18.5V 65W 3.51A






$$I_L (A) * \text{Mosfet (Low-Side) RDSON (mOHM)} = V_{ILIM} (mV) / 10$$




8A
S0-S3

5.5A
S0-S5




Fix 2.5V Output




Fix 1.8V Output

$$L_I (A) * Mosfet (Low-Side) R_{DS(on)} (m\Omega) = V_{ILIM} (mV) / 10$$




S0-S1
0.25A



S0-S1
3A

S0-S3
0.2A



1.2V

7A

S0-S1


REV. B

PC43,PC80 change from 220u to 470u

$$V_{out} = V_{FB} (1 + R_a / R_b)$$

$$\#V_{FB} = 0.7V$$

$$V_{cs} = I_L(A) * L_{DCR}(mOHM) = V_{ILIM}(mV) / 10$$



VCC_CORE
1.2V
30A

DCR 1.7m OHM+-10%

Vcs

$$V_{cs} = I_L(A) * L_{DCR}(m\Omega) = V_{ILIM}(mV) / 20$$

50mV/27.3A=1.83mV/a for load line slope

D4	D3	D2	D1	D0	Output
0	0	0	0	0	1.550V
0	0	0	0	1	1.525V
0	0	0	0	1	1.500V
0	0	0	0	1	1.475V
0	0	0	1	0	1.450V
0	0	0	1	0	1.425V
0	0	0	1	0	1.400V
0	0	1	1	0	1.375V
0	1	0	0	0	1.350V
0	1	0	0	1	1.325V
0	1	0	0	1	1.300V
0	1	0	1	0	1.275V
0	1	0	1	0	1.250V
0	1	1	0	1	1.225V
0	1	1	1	0	1.200V
0	1	1	1	1	1.175V
1	0	0	0	0	1.150V
1	0	0	0	1	1.125V
1	0	0	1	0	1.100V
1	0	0	1	1	1.075V
1	0	1	0	0	1.050V
1	0	1	0	1	1.025V
1	0	1	1	0	1.000V
1	0	1	1	1	0.975V
1	1	0	0	0	0.950V
1	1	0	0	1	0.925V
1	1	0	1	0	0.900V
1	1	0	1	1	0.875V
1	1	1	0	0	0.850V
1	1	1	0	1	0.825V
1	1	1	1	0	0.800V
1	1	1	1	1	Shutdown

SUS	S1	S0	Output
High	OPEN	OPEN	0.925V
REF	OPEN	OPEN	1.325V

PROJECT : CT8
Quanta Computer Inc.

Size: Custom Document Number: CPU VCC CORE Rev: 3A

Date: Thursday, April 14, 2005 Sheet: 40 of 42

LPM K8 100mV of negative offset voltage

REV. C

REV. C REV. B

REV. B

REV. D

REV. B

REV. D

REV. B

REV. D

REV. B

REV. D

REV. B

MODEL	REV	CHANGE LIST	Model		Page	CTS Mother Board						
			FROM	TO		FROM	TO					
CT8 M/B	1A	First Release			1	1A						
					2	3A						
					3	3A	3B					
					4	2A						
	2A	<p>PAGE 2 : 1. C330, C479 CHANGE VALUE FROM 33p TO 27p for meet 35ppm. 2. DEL R84 0ohm (don't need reserve).</p> <p>PAGE 3 : 1. ADD COM1 HPT CONNECTOR for AMD requirement. 2. ADD C721 100P, C722 4.7U, C723 3300P, C724 2.2U for high frequency decoupling. 3. Remove R386 Q33, connect U18 pin 6 to TEMP_ALARMH (no need level shift). 4. Change C311 from 10u to 100u and remove C304, that ensures VDD to VDDA power down sequence is met.</p> <p>5. Add c154,c283,c284,c285 4.7u c9,c277 100u change to 220u for VDDA_VD2 power noise. PAGE 4 : 1. C148, C163 VALUE CHANGE FROM 330U TO 220U for Mechanic interference. 2. C225, C227 PART NUMBER CHANGE TO CH733LM812 for Mechanic interference. PAGE 5 : 1. R16 VALUE CHANGE FROM 10K TO 8.2K for ATI requirement. PAGE 7 : 1. ADD C711-C720, C745-C747 0.1U FOR EMI 2. DEL R19 CHANGE R17 VALUE TO 4.7K PULL +1.8V for side-port memory is not used. 3. DEL R1 CIRCUIT because no need reserve is ATI requirement. 4. ADD C740, C741 FOR EMI. 5. CHANGE NET NAME FROM PWROK_NB TO PWROK for meet ATI power OK sequence. PAGE 8 : 1. ADD L55 for VDDA_VD2 frequency decoupling. 2. L15, L55 TH101209G121 CHANGE TO PBM12125HM310-T. PAGE11 : 1. C290 VALUE CHANGE FROM 330U TO 220U for Mechanic interference. PAGE12 : 1. DEL R129, C391, C382, U9, D3, because no need reserve is ATI requirement. 2. Remove RTC charge circuit Q16, R133, R137, R140. because RTC battery is not support charge function. 3. C387, C388 CHANGE VALUE FROM 12p TO 18p for meet 10ppm SPEC. 4. ADD RN40, RN41, R520 for PCI command signal high. PAGE13 : 1. CHANGE R99 for blue tooth on/off and R318 for wire less on/off function. 2. DEL R161 0ohm for BITCLK 3. DEL R503, R504 FOR F/F AND D/F. 4. CHANGE R147 PULL HIGH FROM 3V_S5 TO +3V for leakage current. and R446 contact to BITCLK because change net name. PAGE15 : 1. Del C642 for meet IXP power on sequence. PAGE16 : 1. Del R444 10K, Add R445 10K for ATI USB clock from outside. PAGE17 : 1. DEL R175, Q19 and CN22 PIN34 CONNECT TO PCI_PME#. because no need LANVCC to control PME signal. 2. Del R196, C402, no need reserve. PAGE18 : 1. CHANGE R213 SIGNAL TO PWROK and DEL Q21, Q22, Q24, R210for ATI LCD back light bug. 2. Reserve R215 1K PULL DOWN 3. Add R507, R508, D19 for ATI LCD back light bug. PAGE19 : 1. DEL PCI1510 CIRCUIT AND PARTS. 2. ADD C743 for tune clock waveform. PAGE20 : 1. R492 stuff for PCI reset timing. 2. Remove R392, Q36 and U26 pin T3 connect to PCI_PME# for PME timing. 3. Add R518, C742 circuit on CLK48M for tune clock waveform. 4. Change R197 to 4.7k for limit current. 5. Change L48 to 0 ohm for EMI. PAGE21 : 1. ADD R394 47 ohm AND Q19 2N7002E for VCC_XD discharge. 2. CHANGE R487, R488, R490, R491, R492, R493, R495, R496, R497, R498, R499 VALUR FROM 0 TO 22 for signal waveform.. 3. Add R516, R517, R518 for TI requirement. 4. Remove R397, D16, R489. 5. Add a Quick Switch U34 to isolate clock. 6. Change R501 to 0 ohm. 7. CN5 pin 35, 43 connect to the same net. 8. C725-C728 0.1U for power noise.</p>	<p>PAGE22 : 1. C484 VALUE CHANGE FROM 100U TO 150U for USB power meet SPEC. 2. ADD R509, R510, R511, R512 FOR EMI.</p> <p>PAGE23 : 1. MC13, MC18 CHANGE VALUE FROM 33p TO 22p for tune clock range. 2. CHANGE MR24, MR27 FROM 1K TO 0ohm for Conexant requirement. 3. ADD SPDFIF 4. Del MR26 for meet PC99 SPEC. 5. Del C518 for tune BITCLK waveform. PAGE26 : 1. ADD R502 15K pull low for tune ISOLATEB voltage. 2. R341 change 4.7K to 3.6K for REALTEK recommend. 3. Add C729 10u and C650 change value from 10u to 22u for REALTEK recommend. 4. Change C385 from 2200p to 3300p for tune 3VPCU drop level. 5. Add C736, C737, R438, C739 for EMI. 6. DEL R134 no need reserve. ADD Q40 for leakage current. PAGE27 : 1. Add C734, C735 1000P FOR EMI. 2. DEL R246, R249 for IG LAN. PAGE28 : 1. R483 change signal from 5VPCU to +5V and R350 pull 5VSUS for leakage current. PAGE29 : 1. U11 change package to TSSOP32 for Mechanic interference. PAGE30 : 1. C389 8p, C393 5.6p change value to 15p for clock tolerance. 2. Del signal_BT_OFF#, RF_OFF# for HP implement guide. 3. ADD R471 and DEL R468, R470 for ATI power OK sequence. 4. Add D20 for EC leakage current. PAGE31 : 1. ADD HOLE24, AND D21, C744 BOM NO STUFF for tune FAN clock. 2. CHANGE L164, L172 TO BK1608LL121, C619, C419 TO 10P for CRT timing. PAGE32 : 1. Add R513, R514 2, C731, C732, C733 FOR EMI. PAGE33 : 1. DEL CN26, C681, C677, C673 because no need AV function. PAGE35 : 1. ADD PR126, PR125, P051, P052 for 2.5VSUS and 1.8V_S5 discharge circuit. PAGE36 : 1. CHANGE PQ24 FROM SI4425 TO A04407, CHANGE PQ33 FROM AO4411 TO AO4407, CHANGE PR36 FROM 130K TO 121K, PQ11 CHANGE TO 2N7002K, PD6 CHANGE TO CH501H-40. and add P053, PD17, PR127 PC144 for prevent AC discharge MOSFET damage when adapter over watt. PAGE37 : 1. CHANGE PQ41 FROM AO4704 TO AO4702, CHANGE PR102 FROM 47.5K TO 80.6K, CHANGE PQ43 FROM SI4834 TO AO4914 for Modify 5VPCU OCP point. PAGE38 : 1. Change PWM IC from MAX1845 to MAX8743 to avoid negative voltage.Modify 2.5VSUS, 1.8V_S5 OCP point. PAGE39 : 1. CHANGE PR10 FROM 60.4K TO 75K for change VCCA_VD2 OCP point. 2. PC43,PC80 change from 220u to 470u PAGE40 : 1. ADD PR124 15K, DEL PR70, PC2 for VR_ON signal add pull down resistor. 2. Change PR64 from 37.4k to 49.9k for update over current from 32A to 39A. PAGE41 : 1. Add R505, R506 and Change VSENSE from VTT_DDR to CPU_VTT_SENSE 2. Change PR52 to 33K, PR51 to 100k for timing. 3. PC61,PC62 no stuff.</p>	17	3A							
						18	3A	3B				
						19	2A	3B				
						20	3A					
						21	3A					
						22	3A					
						23	2A	3B				
						24	3A	3B				
						25	1A					
						26	3A	3B				
						27	3A					
						28	2A					
						29	2A					
						30	3A					
						31	3A	3B				
						32	3A					
						33	2A					
						34	1A					
						35	2A					
						36	3A	3B				
						37	3A					
						38	3A					
						39	3A					
						40	3A	3B				
						41	2A					
					3A	<p>PAGE 2 : 1. Add CAP C749, C750 0.1u for EMI.</p> <p>PAGE 3 : 1. Modify C311 component.</p> <p>PAGE 5 : 1. Change R16 to 8.25k/F and R12 to 82.5 ohm for A-link drive.</p> <p>PAGE 7 : 1. Del C740 for VGA Clock waveform. 2. L17 change from bead to 150ohm for ATI VCO issue(PA_RS480L1).</p> <p>PAGE12 : 1. Add D3 for meet SVTP SPEC. 2. Change C674, C675, C676, C683 value from 15p to 33p for EMI 3. C358, C359, C360, C361 change value from 0.1u to 0.01u for ATI PA_IXP400AC11. PAGE13 : 1. R503 change pull up source from 3VPCU to +3V for real power plane. PAGE17 : 1. CN22 pin15 pull down for customer request. PAGE18 : 1. Change C730 from 3300p to 0.1u for power drop. PAGE20 : 1. Add R529, R530 2.7K pull down for option FF and DF. 2. Reserve C754, C755 for EMI. 3. Change C742 to 22p for waveform quality. PAGE21 : 1. Add C758-C761 0.1u for bypass noise. 2. Change R501 from 3.3K to 0 for signal level. 3. Add R506, R511, U36 for signal driving. 4. Change R518, R519 to 2.2K for signal level. PAGE22 : 1. change CN19, CN23, CN16 footprint for new part. PAGE24 : 1. reserve C751, C752, C753, C756, C757 0.1u for EMI.</p>	<p>PAGE26 : 1. Del 1G signal. 2. Change C385 from 3300p to 0.1u for power drop.</p> <p>PAGE27 : 1. Del 1G circuit, because no support 1G function.</p> <p>PAGE30 : 1. C89, C390 change value from 15p to 5p for frequency tolerance.</p> <p>PAGE31 : 1. Modify FAN circuit for diminish electronic magnetic noise. 2. Change L1, L2, L32 to BK1608LL680 for CRT waveform can meet SPEC.</p> <p>PAGE32 : 1. Del 1G signal 2. Add R25, R526, R527 0ohm for option FF or DF TV. 3. Add common choke for USB.</p> <p>PAGE36 : 1. Change PC47 to 0.47U,PC37 to 0.047U for reduce Adapter in inrush current. 2. Del P049 for fix 3 CELL battery and cost down. 3. Change P053 for 2N7002K for ESD protect. 4. Add R130,P054 for delay AD_AIR signal to EC After 3VPCU ready.</p> <p>PAGE37 : 1. Change PR53 to 150K for Meet MAX1999 SHDN signal input trip Max level. 2. Del PC122 for meddle mechanic.</p> <p>PAGE38 : 1. Modify VIN_1845 1.8V signal, because that is single net.</p> <p>PAGE39 : 1. Add PR132 0 ohm,PR131 2.49K/F for reserve debug.</p> <p>PAGE40 : 1. Change PR64 to 60.4K Modify CPU over current protect point. 2. Change PR71 to 80.6K for Modify CPU power slew rate</p>	37	3A			
										38	3A	
										39	3A	
										40	3A	3B
					3B	<p>PAGE 3 : 1. Add C762-C767 0.1u for ESD. PAGE 7 : 1. Change C740 value from 1000p to 330p for ESD. PAGE13 : 1. Modify BT_OFF# from GPIO1 to GPM3 for keep status in S3. 2. Add R533, R534 10K pull low for W/B ID. PAGE18 : 1. Change R216 power source from +3V to 5VPCU and change C730 value to .47u for glitch. PAGE19 : 1. Change R342 value from 33ohm to 15ohm for meet PCMCIA SPEC timing. PAGE23 : 1. Add and change R309 value from 2.2k to 1K for eliminate GPRS card noise. 2. Del R317 for GPRS noise. PAGE24 : 1. Add Q41 PCL144EU for GPRS noise. PAGE26 : 1. Change R156 power source from 5VPCU to 5V_AL and change C385 value from .1u to .47u for power glitch. PAGE31 : 1. Add Q43 (no stuff) DTC144EU and Q13 SI3457 for FAN driver. PAGE36 : 1. Add PC145 for ESD. PAGE40 : 1. Add PR133 (No stuff) for power saving. 2. Del PC7, PR9, PC83 for ESD.</p>	<p>PAGE26 : 1. Del R505, R506 and Change VSENSE from VTT_DDR to CPU_VTT_SENSE 2. Change PR52 to 33K, PR51 to 100k for timing. 3. PC61,PC62 no stuff.</p>	35	2A			
										36	3A	3B
										37	3A	
										38	3A	