


**MS-7**

Intel P4 & AMD K7 ACPI  
Controller

# Block Diagram



# Power Function

- Support voltage regulator:
- **DDR 1 or DDR 2 voltage regulator**
  - DDR 1 or DDR 2 voltage select by DDRTYPE (Pin 9) select pin
  - External DDR standby voltage MOS is request when S3 state
  - Support 2 set Linear mode or PWM mode select by PLED1/EXTRAM (Pin 48)
  - The both mode support Adjustment voltage through I2C bus
  - **DDR 1** voltage range :  
**2.5V,2.55V,2.6V,2.65V,2.7V,2.75V,2.8V,2.85V,2.9V,3.0V,3.1V,3.2V,3.3V** and default setting is **2.6V**
  - **DDR 2** voltage range :  
**1.8V,1.85V,1.9V,1.95V,2.0V,2.05V,2.1V,2.15V,2.2V,2.25V,2.3V,2.35V,2.4V** and default setting is **1.8V**
  - Watching Dog Timer register (CR0x06) can setting keep or not when power off
- **AGP voltage regulator**
  - Support Linear mode or PWM mode
  - The both mode support Adjust voltage through I2C bus
  - **AGP** voltage range : **1.5V,1.55V,1.6V,1.65V,1.7V,1.75V,1.8V,1.9V,2.0V,2.1V,2.2V** and default setting is **1.55V**
  - Watching Dog Timer register (CR0x06) can setting keep or not when power off

# Power Function (Cont.)

- **3VSB regulator**
  - Support Single or Dual mode select by PLED0/3VDDLDEC#(Pin47)
  - Single mode : Used one MOS regulate from 5VSB to 3VSB
  - Dual mode : Used two MOS when S3 or S5 state standby MOS regulate from 5VSB to 3VSB,When S0 state turn on VCC3 MOS to 3VSB
- **P4 VCC\_VID or K7 VCCA2\_5 regulator**
  - The default VREF is 1.2V
  - For K7 VCCA and left pin 13
- **VLR1 and VLR2 regulator**
  - Support standby or main VCC regulator for on board chip or device
  - Both VREF is 1.2V and up 2,4,6,8,12,16 and 20% VREF by I2C adjust


# Power Function (Cont.)

- Support **5VDUAL** for USB and KB/MS voltage
- Support **9VSB** for use OP-Amp extend extra voltage
- DDR1(<1.9V), DDR2(<1.25V), AGP(<1.1V) and 3VSB(<2.45V) support power supply shutdown when under voltage protection


# Digital Function

- Provide ATX PWR\_OK and RST\_BTN input for 2 open drain output buffer (CPU and chip PWR\_OK)
- Provide PWR\_OK1 for power sequence or standby voltage isolate (This pin is ATX PWR\_OK buffer output it can't be RST\_BTN effect)
- Provide 1 to 4 PCIRST# output buffer, The SLOT\_RST# and BUF\_RST# is 3.3V TTL output else is open drain (HDD\_RST#, DEV\_RST#)
- RSMRST# is delay 88ms from 3VSB ready
- Provide PLED0, PLED1 support S0, S1, S3, S5, under voltage indicator:
  - Under voltage issue PLED0 and PLED1 flash by turns about 1/4Hz (If this condition occur system can't power on unless plug AC power core)

# Digital Function



# Circuit design (DDR, Linear mode)



## DDR 2.5V Power

2.5V/7A (DIMM) + 5A (NB)

### VDIMM LINEAR OR PWM SELECT


VDIMM MODE	EXTRAM
LINEAR REGULATOR	PULL LOW
PWM REGULATOR	PULL HIGH




# Circuit Design (DDR, PWM mode)

## VDIMM LINEAR OR PWM SELECT


VDIMM MODE	EXTRAM
LINEAR REGULATOR	PULL LOW
PWM REGULATOR	PULL HIGH




# Circuit Design (AGP, Linear mode)



# Circuit Design (AGP, PWM mode)



## AGP POWER



$$R_{sen}(R58) \geq 1.5 * I_{agp} * R_{ds, on}(max) / 72\mu A$$


$$\geq 1.5 * 6 * 28m / 72\mu$$

$$\geq 3.5K \text{ Ohm}$$

# 3VSB

## 3VSB MODE SELECT

3VSB MODE	3VDLDEC#
SINGLE MOSFET	PULL HIGH
DUAL MOSFET	PULL LOW



Q10: I<sub>max</sub>=1.76A (P3057LD)

3VSB REGULATE BY 5VSB

3VSB REGULATE BY 5VSB AND VCC3

## THE TWO MODE ONLY ONE MODE PRESENT


### SINGLE MODE

THIS MODE SELECT BY PIN  
47 PULL HIGH 5VSB


### DUAL MODE

THIS MODE SELECT BY  
PIN 47 PULL LOW


# VID, VLR1, VLR2



## VLR1




## VLR2



# 5VDUAL

CR03 (5VUSB setting Register, Default 0x00h, Read/Write)

Bit1	Bit0	Condition
0	0	S0, S3 status support
0	1	S0, S3, S5 status support
1	0	S3, S5 status do not support



# DDR VTT

