

MS-7522M1



CPU: Nehalem-EP 1S, BloomField Processors In LGA1366 Package.

System Chipset:

Intel Tylersburg I/O Hub 36S (North Bridge)
Intel ICH10R (South Bridge)

On Board Device:

CLOCK Gen -- ICS 9LPRS133
LPC Super I/O -- Fintek F71882FG
Dual LAN --Realtek 8111C
HD Audio Codec -- RTL888/888 VC
PCIE to 1PATA/2SATA Bridge -- JMB-363
1S to 2S HW RAID-- Bridge JMB322 (1S interface from JMB-363)

Main Memory:

3-Channel A / B / C DDR-III * 6

Expansion Slots:


PCI EXPRESS X16 SLOT *2
PCI EXPRESS X1 SLOT*3
PCI SLOT * 2




PWM: VR11.1 Intersil ISL6336 (5 Phases)








CONTENT	SHEET
Cover Sheet, Block Diagram	1-2
Intel LGA1366 CPU	3-8
DDR3 Chanel-A / Chanel-B / Chanel-C	9-11
Intel IOH 36S	12-19
ICH10R	20-22
Clock Gen ICS9LPRS133	23
PCI SLOT1 , 2	24
PCI-E X16 SLOT1 , 2	25
PCI-E X1 SLOT 1, 2, 3	26
SIO-Fintek F71882FG	27
LAN1 / LAN2 - RTL8111C	28-29
Audio Codec ALC888	30
1394 Controller - VT-6308	31
JMB-363 - E-SATA X1/ IDE X1	32
JMB-322 - RAID SATA X2	33
USB Connector	34
VRD11.1 - ISL6336 5-Phase	35
Phase Dropping & DOT	36
CPU_VTT - ISL6314 1-Phase	37
ACPI Controller UPI	38
NB Core Power & DDR Power	39
ATX Connector / Front Panel	40
ICH SATA X6 / FAN Control	41
GPIO Controller / EMI	42
XDP PORT/ Manual Parts	43-44
GPIO Setting / PCI Routing / Power Map	45-46
Reset & PWROK Map / 6-layer PCB Stack-up	47-48
Revision History	49


	MICRO-STAR INT'L CO.,LTD		
	MS-7522		
Size Custom	Document Description COVER SHEET	Rev 2.0	
Date: Tuesday, October 21, 2008	Sheet 1 of 49		




Block Diagram











MICRO-STAR INT'L CO.,LTD

MS-7522

Size	Document Description	Rev
Custom	LGA1366-POWER	2.0
Date:	Friday, October 24, 2008	Sheet 7 of 49

CPU1K

11 OF 12

B42	VSS	AV23
B37	VSS	AV22
B2	VSS	AV20
A41	VSS	AV17
A39	VSS	AV14
A35	VSS	AV11
A6	VSS	AV4
A4	VSS	AU43
F5	VSS	AU36
F6	VSS	AU35
E1	VSS	AU32
D43	VSS	AU29
D38	VSS	AU26
D33	VSS	AU23
D8	VSS	AU22
D3	VSS	AU20
C43	VSS	AU17
C40	VSS	AU14
C35	VSS	AU11
E36	VSS	AU5
F41	VSS	AU1
F4	VSS	AT41
F9	VSS	AT39
F29	VSS	AT35
F34	VSS	AT32
F39	VSS	AT29
G2	VSS	AT26
G7	VSS	AT23
G12	VSS	AT22
G32	VSS	AT20
G37	VSS	AT17
G42	VSS	AT14
H5	VSS	AT11
H10	VSS	AT8
H30	VSS	AT7
H35	VSS	AR39
BA39	VSS	AR35
BA35	VSS	AR32
BA29	VSS	AR29
BA26	VSS	AR26
BA20	VSS	AR23
BA17	VSS	AR22
BA14	VSS	AR20
BA11	VSS	AR17
BA5	VSS	AR14
BA3	VSS	AR11
AY42	VSS	AR3
AY37	VSS	AR2
AY32	VSS	AP43
AY29	VSS	AP37
AY26	VSS	AP36
AY23	VSS	AP35
AY22	VSS	AP32
AY20	VSS	AP29
AY17	VSS	AP26
AY14	VSS	AP23
AY11	VSS	AP22
AY7	VSS	AP20
AY2	VSS	AP17
AW35	VSS	AP14
AW32	VSS	AP11
AW29	VSS	AP10
AW26	VSS	AP6
AW23	VSS	AP5
AW22	VSS	AP1
AW20	VSS	AN41
AW17	VSS	AN37
AW14	VSS	AN35
AW11	VSS	AN32
AW8	VSS	AN29
AW6	VSS	AN28
AW1	VSS	AN23
AV41	VSS	AN22
AV39	VSS	AN20
AV32	VSS	AN17
AV29	VSS	AN14
AV26	VSS	AN11

LGA_1366

CPU1L

12 OF 12

AN7	VSS	AB40
AN3	VSS	AB37
AM39	VSS	AB7
AM37	VSS	AB4
AM35	VSS	AA39
AM32	VSS	AA38
AM29	VSS	AA34
AM26	VSS	AA9
AM23	VSS	AA3
AM22	VSS	Y41
AM20	VSS	Y36
AM17	VSS	Y33
AM14	VSS	Y11
AM11	VSS	Y6
AM9	VSS	Y1
AM5	VSS	W43
AL42	VSS	W38
AL37	VSS	W6
AL36	VSS	W3
AL35	VSS	W40
AL32	VSS	V35
AL29	VSS	V10
AL26	VSS	V5
AL23	VSS	U42
AL22	VSS	U37
AL20	VSS	U7
AL17	VSS	U2
AL14	VSS	T39
AL11	VSS	T34
AL7	VSS	T9
AL2	VSS	T4
AL1	VSS	R41
AK43	VSS	R36
AK39	VSS	R6
AK34	VSS	R1
AK32	VSS	P43
AK29	VSS	P38
AK26	VSS	P33
AK23	VSS	P11
AK22	VSS	P8
AK20	VSS	P3
AK17	VSS	N40
AK14	VSS	N35
AK10	VSS	N10
AK9	VSS	N5
AK3	VSS	M42
AJ41	VSS	M37
AJ36	VSS	M32
AJ34	VSS	M30
AJ5	VSS	M28
AH39	VSS	M26
AH37	VSS	M24
AH34	VSS	M22
AH7	VSS	M20
AH1	VSS	M18
AG43	VSS	M16
AG33	VSS	M14
AG11	VSS	M12
AG9	VSS	M7
AG3	VSS	M2
AF41	VSS	L39
AF38	VSS	L34
AF35	VSS	L29
AF5	VSS	L9
AE39	VSS	L4
AE7	VSS	K41
AE2	VSS	K36
AD43	VSS	K31
AD41	VSS	K11
AD33	VSS	K6
AD11	VSS	K1
AD37	VSS	J43
AC36	VSS	J38
AC9	VSS	J33
AC5	VSS	J13
AC2	VSS	J8
AB42	VSS	J3
AC7	VSS	H40


LGA_1366

CPU1H

8 OF 12



AM8	RSVD	AC8
AM8	RSVD	AD8
AM6	RSVD	AD5
AM7	RSVD	AD5
AN5	RSVD	AD6
AN6	RSVD	AD7
AM4	RSVD	AD6
AN4	RSVD	AD6
AP3	RSVD	AD4
AP4	RSVD	AD4
AM2	RSVD	AD3
AM3	RSVD	AD4
AN1	RSVD	AD3
AM1	RSVD	AD3
AP2	RSVD	AD2
AN2	RSVD	AD3
AR4	RSVD	AD1
AR5	RSVD	AD1
AT1	RSVD	AD2
AR1	RSVD	AD3
AT3	RSVD	AD2
AT2	RSVD	AD2
AL4	RSVD	AD3
AU3	RSVD	AD4
AW4	RSVD	AD1
AW3	RSVD	AD1
AU7	RSVD	AD3
AU6	RSVD	AD3
AY6	RSVD	AD7
AY5	RSVD	AD6
BA7	RSVD	AD4
BA6	RSVD	AD4
AV5	RSVD	AD6
AW5	RSVD	AD5
YB8	RSVD	AD6
BAB	RSVD	AD6
AV7	RSVD	AD8
AW7	RSVD	AD7
AUB	RSVD	AD8
AVB	RSVD	AD8
AT6	RSVD	
ARE	RSVD	
AF6	RSVD	
AEB	RSVD	


LGA_1366

	MICRO-STAR INT'L CO.,LTD	
	MS-7522	
	Size Custom	Document Description LGA1366-GND
Date: Friday, October 24, 2008		Sheet 8 of 49

DIMM1 / CHANNEL A0

DIMM2 / CHANNEL A1







MICRO-STAR INT'L CO.,LTD

MS-7522

Size	Document Description	Rev
Custom	DDR III DIMM 1 / DIMM 2	2.0
Date: Tuesday, October 21, 2008		Sheet 9 of 49

DIMM3 / CHANNEL B0

DIMM4 / CHANNEL B1




Vref-DQ : Reference voltage for DQ0-DQ63, CB0-CB7 and PAR_IN. When in single ended mode used for DQS0-DQS7.

Vref-CA : Reference voltage for A0-A15, BA0-BA2, RAS#, CAS#, WE#, S0#, S01#, CKE0, CKE1, ODT0 and ODT1.

RESET# (Output) : A synchronously forces all registered output LOW when RESET# is LOW. This signal can be used during power up to ensure that CKE is LOW and DQS are High-Z.

SMBCLK_DDR << SMBCLK_DDR 9.11
SMBDATA_DDR << SMBDATA_DDR 9.11



MICRO-STAR INT'L CO.,LTD


MS-7522

Size Custom	Document Description	Rev 2.0
DDR III DIMM 3 / DIMM 4		

Date: Tuesday, October 21, 2008 [Sheet 10 of 49]

DIMM5 / CHANNEL C0

DIMM6 / CHANNEL C1



MSI


MICRO-STAR INT'L CO.,LTD

MS-7522

Size	Document Description	Rev
Custom	DDR III DIMM 5 / DIMM 6	2.0



Date: Tuesday, October 21, 2008 [Sheet 11 of 49]



VRM_EN
Voltage regulator module enable;
'0' = CSI PLL uses on-die voltage regulator (normal mode).
'1' = CSI PLL uses LC-filtered power supplied to the socket (bypass mode)



IOH_CSI_FREQUENCY SELECTION	
SEL{1:0}	CSI FREQUENCY (GT/S)
00	4.8
01	5.867
10	6.4 (DEFAULT)
11	RSVD

Default SEL{1:0} = 10
CSI_F_STRAP0 ON
CSI_F_STRAP1 OFF










MICRO-STAR INT'L CO.,LTD

MS-7522

Size: Custom | Document Description: IOH 36S-PCIE | Rev: 2.0








Date: Thursday, October 23, 2008 | Sheet: 13 of 49










SMBUSID
 SMBus ID: Indicates SMBus ID bits [7:4].
 '1' indicates an upper-address ID of 1110 (0xE).
 '0' indicates an upperaddress ID of 1100 (0xC).

IOH SMBUSCL/SMBSDA/SMBUSID not support yet





MICRO-STAR INT'L CO.,LTD		
MS-7522		
Size	Document Description	Rev
Custom	IOH 36S-POWER	2.0
Date:	Tuesday, October 21, 2008	Sheet 16 of 49




V_1P1_CORE REPLACE WITH V_1P1_VCCA

0.7A???



10mA \times 2=20mA
V_1P1_CSIBG = CSIBG_RX+CSIBG_TX



Reduce leakage out through PCI Express (PEPLL) signals from IOH


35mA \times 4=140mA
V_1P1_PEPLL = PEPLLA+PEPLLD

? mA
V_1P1_CSIPLL = CSI_PLL




(120mA \times 4+60mA)??=0.54A ??????

V_1P1_CSIVRMOP1 = CSIVRMOP_RX[1:4]+CSIVRMOP_TX1



By schematics Rev1.32





1.08A



120mA \times 4+60mA=0.54A
V_1P1_CSIVRM_1 = CSIVRM_RX_1+CSIVRM1_TX_1

120mA \times 4+60mA=0.54A
V_1P1_CSIVRM_2 = CSIVRM_RX_2+CSIVRM1_TX_2




186.3mA+?



92mA \times 2+1.15mA \times 2+?=186.3mA+?
V_1P5_PE = PEVRM+PEBG0+PEBG1+VCCTS

V_1P5_ICH REPLACE WITH V_1P5_VCCA




If XDP is not used, V_0P9_CL connect to GND.


$$V_{out} = 0.8 * (R1 + R2) / R1$$

MICRO-STAR INT'L CO.,LTD		
MS-7522		
Size Custom	Document Description IOH 365-ANALOG FILTER	Rev 2.0
Date: Tuesday, October 21, 2008	Sheet 18	of 49


PEWIDTH0~5
 PCIE Link Width Select
 "110110" X2, X2, X16, X16
 "111011" = 2x16
 "101111" = 4x8
 "011111" = Wait On Bios




NODEID_3_TBG
 For dual TBG IOH configuration,
 it indicates which CSI port is connected
 to the other IOH.
 "0": CSI0
 "1": CSI1





LEGACYIOH
 Used to determine legacy or non-legacy selection:
 "1": Legacy IOH
 "0": Non-legacy IOH




IOH_DFX_[2, 3]
 DDR frequency selection pins:
 DDRFREQ[3:2] as DDR frequency selection defined as:
 "00" = 133MHz input, 200MHz core
 "01" = 100 MHz input, 200MHz core
 "10" = RSVD
 "11" = RSVD



SINGLE_IOH
 Used for dual TBG IOH selection:
 "0": IOH is not connected to another IOH on some CSI link (default)
 "1": IOH is connected to another IOH on some CSI link








CL_CLK_SRC
 Used for ME default clock source:
 '1': PLL (default)
 '0': Ring Oscillator (back-up)





MICRO-STAR INT'L CO.,LTD		
MS-7522		
Size Custom	Document Description IOH 36S-STRAP	Rev 2.0
Date: Tuesday, October 21, 2008	Sheet 19 of 49	

9,15,23,25,26,31,32,35,36,37,38,39,40,42,43 SMBCLK SMBCLK SMBDATA SMBDATA






RTC Block



ICH SATALED#
0: PCI-E-4 LANE REVERSAL
1: PCI-E-1-4 NORMAL

DMI STRAP
0: FOR DESKTOP
1: FOR MOBILE






ICH10 GPIO49 NOT BE PULLED LOW








AVL: N31-25X4013-W03



SB PCIE
00: 1X/1X/1X/1X
11: 0X/0X/4X



Chassis Intrusion



SPKR
0: EN TCO REBOOT
1: DIS TCO REBOOT

SPI_HOLD_GPO#
0: FLASH SECURITY OVERRIDDEN
1: SECURITY DEFINED IN THE FLASH

ICH10 GPIO33 PULL LOW DISABLE ME




INTVRMEN
0: DISABLE INTERNAL VRM
1: ENABLE INTERNAL VRM



LAN100_SLP
0: DISABLE INTERNAL LAN VRM
1: ENABLE INTERNAL LAN VRM



MICRO-STAR INT'L CO.,LTD		
MS-7522		
Size	Document Description	Rev
Custom	ICH10_Host, SATA, RTC, MSIC	2.0
Date:	Friday, October 24, 2008	Sheet 20 of 49



SB STRAPPING RESISTOR



BOOT SELECT STRAPS		
BOOT DEVICE	GNT#0	SPI_CS1#
LPC	1	1
SPI	0	1
PCI	1	0


SIGNAL	H	L	DES.
GNT3	DIS	EN	A16 OVERRIDE
GNT2	N/A	SET BIT	PCIE PORT CONFIG 2 BIT 0 (5-6)
GNT1	DC	AC	DMI AC/DC MODE 0 : AC 1 : DC

MICRO-STAR INT'L CO.,LTD



MS-7522

Size	Document Description	Rev
Custom	ICHI0_PCI, USB, DMI, PCIE x1	2.0
Date: Tuesday, October 21, 2008		Sheet 21 of 49


5VREF & 5VREF_SUS Sequencing Circuit



SB POWER




Clock Gen ICS9LPRS133





Default 0 0 1 133 MHz
 JB3 1-2 PIN 1
 JB2 2-3 PIN 0
 JB1 2-3 PIN 0

BSEL	TABLE
2 1 0	PSB FREQUENCY
0 0 0	266 MHz
0 0 1	133 MHz (default)
0 1 0	200 MHz
0 1 1	166 MHz
1 0 0	333 MHz
1 0 1	100 MHz
1 1 0	400 MHz
1 1 1	200 MHz



CLOCK GEN STRAPING



MICRO-STAR INT'L CO.,LTD




MS-7522

Size Custom | Document Description **Clock Gen ICS9LPRS133** | Rev 2.0

Date: Tuesday, October 21, 2008 | Sheet 23 of 49


PCI SLOT 1 (PCI VER: 2.2 COMPLY)

PCI SLOT 2 (PCI VER: 2.2 COMPLY)




**IDSEL = AD16
MASTER = PREQ#0
PGNT#0**

**IDSEL = AD17
MASTER = PREQ#1
PGNT#1**









PCI PULL-UP / DOWN RESISTORS



	MICRO-STAR INT'L CO.,LTD	
	MS-7522	
	Size Custom	Document Description PCI SLOT1, 2
Date: Tuesday, October 21, 2008		Sheet 24 of 49






PCI_Express X16 SLOT1,2





MICRO-STAR INT'L CO.,LTD		
MS-7522		
Size Custom	Document Description PCI-E X16 SLOT1, 2	Rev 2.0
Date: Tuesday, October 21 2008	Sheet 25	of 49

PCI_Express X1 Slot1 , 2 , 3


Trace width > 200mils




			MICRO-STAR INT'L CO.,LTD	
			MS-7522	
Size	Document Description			Rev
Custom	PCI-E X1 SLOTT1 , 2 , 3			2.0
Date:	Tuesday, October 21, 2008	Sheet	26	of 49




FLOPPY CONNECTOR





PARALLAL PORT




BOM Option




JLPC port for TPM




SERIAL PORT 1




PS2 KEYBOARD & MOUSE CONNECTOR




Voltage Sensor



Thermal Resistor




LPC I/O STRAPPING RESISTOR




	Don't STUFF	STUFF
RTSB#	PWM FAN	LINEAR FAN
RTSA#	PIN49-54=VID_OUT	PIN49-54=GPIO
	PIN42-47=VIDIN	PIN42-47=VIDIN/OUT
SOUTA	4E	2E
DTRB#, SOUTB	SPI_DISABLE	SPI_ENABLE
DTRA#	FAN START DUTY 60%	FAN START DUTY 100%

MICRO-STAR INT'L CO.,LTD
MS-7522
SIO-Fintek F17882FG
Date: Thursday, October 23, 2008 | Sheet 27 of 49



For the power pin of the switching regulator,
 Disable switching regulator: Remove R27, C20, C21









C657 C346 near Pin63 200mil, C346 must be nearly Pin63




CLKREQB: If this function is not implemented, make this pin floating or connect to the ground.




"FB12": A trace front CHOKE to RTL8111C pin5





For the power pin of the switching regulator,
 Disable switching regulator: Remove R27, C20, C21




C657 C346 near Pin63 200mil, C346 must be nearly Pin63



CLKREQB: If this function is not implemented, make this pin floating or connect to the ground.












"FB12": A trace front CHOKE to RTL8111C pin5



Giga-Lan
 N58-22F0181-F02

Link	Yellow
Active	Blinking
1000	Orange
100	Green
10	None
19	Yellow
21	Orange
22	Green












	MICRO-STAR INT'L CO.,LTD		
	MS-7522		
	Size Custom	Document Description Audio Codec ALC888/888T	Rev 2.0
Date: Friday, October 24, 2008		Sheet 30	of 49

1394 CONTROLLER




Rear 1394 port











Front 1394 pin header




For Intel 1394 pinheader



A1117 CO-LAY SOT223 (TO_261) PNP BJT




MICRO-STAR INT'L CO.,LTD		
MS-7522		
Size	Document Description	Rev
Custom	1394 Controller - JMB381	2.0
Date:	Tuesday, October 21, 2008	Sheet 31 of 49




JMicron
JMB-363
 LQFP 100

- 40 XTALIN_JMB363
- 41 XTALOUT_JMB363
- 44 ASREXT0
- 45 ST363_RXP0
- 46 ST363_RXN0
- 49 ST363_TXN0
- 50 ST363_TXP0
- 55 ASREXT1
- 56 SATA_RXP1
- 57 SATA_RXN1
- 60 SATA_TXN1
- 61 SATA_TXP1
- 14 IDERST0
- 15 CS1n
- 62 CS0n
- 63 DA2
- 64 DA0
- 65 DA1
- 66 PDIAgN
- 67 INTRQ
- 68 DMACKn
- 77 IORDY
- 78 DIORn
- 80 DIOWn
- 82 DMARQ
- 83 GP0
- 73 GP1
- 74 GP2
- 75 GP3
- 76 GP3



ST363_RXP0 33
 ST363_RXN0 33
 ST363_TXN0 33
 ST363_TXP0 33




Closer Pin Out




XTAL: 50ppm is recommend.



2S:
ESATA X1
 the other for JMB-322 (H/W RAID).



1P








if the length of JMB-363 to IDE connector more than 4inch, that must stuff damping resistor.

MICRO-STAR INT'L CO.,LTD

MS-7522


Size Custom	Document Description JMB363 - SATA x2/ IDE x1	Rev 2.0
Date: Tuesday, October 21, 2008	Sheet 32 of 49	

JMB322 - H/W RAID CONTROLLER




MICRO-STAR INT'L CO.,LTD		
MSI		
MS-7522		
Size Custom	Document Description SI5723 - RAID SATA x2	Rev 2.0
Date: Tuesday, October 21, 2008		Sheet 33 of 49


USB POWER FOR PORT 0,1




USB POWER FOR PORT 2,3




USB POWER FOR PORT 4, 5




USB POWER FOR PORT 6,7




USB POWER FOR PORT 8,9




USB POWER FOR PORT 10,11




REAR USB PORT 4,5 (With LAN)




REAR USB PORT 6,7 (With LAN)




REAR USB PORT 0,1,2,3 (2x2)



FRONT USB PORT 8,9



FRONT USB PORT 10,11




MICRO-STAR INT'L CO.,LTD

MS-7522

Size	Document Description	Rev
Custom	USB Connector	2.0
Date:	Tuesday, October 21, 2008	Sheet 34 of 49


ISL6336CR VRD11.1 POWER CKT






DCR:AVG 0.8m ohm, MAX 1.5m ohm

BOTTOM PAD CONNECT TO GND

VR FAN TRIP:1.69V - 80 degC
VR HOT TRIP:1.44V - 90 degC




0.8V-1.55V / 145A Max (110A Sustained)



UPI VOLTAGE CONSOLE

1.0 Vcc

0x60:RH=10K,RL=OPEN



12VIN



MICRO-STAR INT'L CO.,LTD

MS-7522

Size: Custom, Document Description: VRD11.1 - ISL6336 6-Phase, Rev: 2.0

Date: Tuesday, October 21, 2008, Sheet 35 of 49

Phase adjustment by loading







TABLE 1. PHASE DROPPING BEHAVIOR

	PSI#	FS	SS
Non-Cl or (n-1)-Cl Drops to 1-Phase	0	0	0
Non-Cl or (n-2)-Cl Drops to 2-Phase	0	0	1
2-Phase Cl Drops to 1-Phase	0	1	0
2-Phase Cl Drops to 2-Phase	0	1	1
Normal	1	x	x

EASY DOT FUNCTION

Place near VRD11 controller as closed as possible



$V_{im} = (R_{iout} / N) \times (R_x / R_{isen}) \times I_{load}$
 $R_{iout} = R_{imom}$
 $R_x = DCR$
 $R_{isen} = ISEN+$


DOC#0	DOC#1	Over-clk
1	1	15%
0	1	10%
1	0	5%
0	0	Normal

9,15,20,23,25,26,31,32,35,37,38,39,40,42,43
 9,15,20,23,25,26,31,32,35,37,38,39,40,42,43

CLOSED PWM PIN24

CPU Sensor I2C ADDR=6C




SMBDATA SMBCLK




MICRO-STAR INT'L CO.,LTD		
MS-7522		
Size Custom	Document Description Phase Dropping & DOT	Rev 2.0
Date: Tuesday, October 21, 2008		Sheet 36 of 49

ISL6314CR POWER CKT FOR VTT 1.1V

VTT_PWRGD LEVEL SHIFT




VID	0	1	2	3	4	5	6	7	
0	1	0	0	0	0	1	0		1.2V
0	1	1	0	0	0	1	0		1.175V
0	1	0	1	0	0	1	0		1.150V
0	1	1	1	0	0	1	0		1.125V
0	1	0	0	1	0	1	0		1.100V
0	1	0	1	1	0	1	0		1.075V
0	1	1	1	1	0	1	0		1.025V




**BOTTOM PAD
CONNECT TO GND
Through 8 VIAS**



UPI VOLTAGE CONSOLE














0 Vcc
0x6A:RH=OPEN,RL=10K



23A+5A=28A




MICRO-STAR INT'L CO.,LTD	
MS-7522	
Size Custom	Document Description CPU_VTT - ISL6314 1-Phase
Date: Tuesday, October 21, 2008	Sheet 37 of 49
Rev 2.0	




MICRO-STAR INT'L CO.,LTD		
MS-7522		
Size Custom	Document Description	Rev 2.0
ACPI Controller UPI		
Date: Tuesday, October 21, 2008	Sheet 38	of 49

DDR III 1.5V POWER



To meet Intel power down sequence.




Place near DDR VRM controller as closed as possible


CLOSED DDR POWER PIN4 DDR Sensor I2C ADDR=66

9.15,20,23,25,26,31,32,35,36,37,38,40,42,43
9.15,20,23,25,26,31,32,35,36,37,38,40,42,43


NB 1.1V POWER



ALWAYS PU








VCC_DDR 20A
1.8A*6+0.2075A*6+6A=6A+
10.8A+1.245A=18.045A



NB_1.1V
1.634A+20.1A(+0.7A???)=21.8A

DDR VTT Power


To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .



MICRO-STAR INT'L CO.,LTD		
MS-7522		
Size	Document Description	Rev
Custom	NB Core Power & DDR Power	2.0
Date:	Tuesday, October 21, 2008	Sheet 39 of 49

ATX POWER CONNECTOR


9,15,20,23,25,26,31,32,35,36,37,38,39,42,43
 9,15,20,23,25,26,31,32,35,36,37,38,39,42,43




FRONT PANNEL

For MSI / Intel Front Panel


LED (By Fintek 71882)



SPI Port SIN2, SOUT2 link to Super IO COM2



CHIPSET POWER GOOD CIRCUIT




POWER ON BUTTON


LED shine:S0 ~ S5

RESET BUTTON

LED shine:S0






POWER LED(S0/S3)







MICRO-STAR INT'L CO.,LTD		
MS-7522		
Size Custom	Document Description ATX Connector / Front Panel	Rev 2.0
Date: Thursday, October 23, 2008	Sheet 40	of 49

SATA-II Connector



FAN-COUNTROL CIRCUIT



MICRO-STAR INT'L CO.,LTD


MS-7522

Size	Document Description	Rev
Custom	ICH SATA / FAN Control	2.0
Date:	Tuesday, October 21, 2008	Sheet 41 of 49


GPIO Controller

9,15,20,23,25,26,31,32,35,36,37,38,39,40,43
 9,15,20,23,25,26,31,32,35,36,37,38,39,40,43



SMBDATA >> SMBDATA
 SMBCLK >> SMBCLK



Programming
 Default GPI ==>GPO(O/D)==>GPO(O)==>GPO(O)
 0 0 0 0




Only PSI_EN_GPO Default High
 Others Default Low











GPIO Controller - B LED / VTT / PHASE6




Programming
 Default GPI ==>GPO(O/D)==>GPO(O)==>GPO(O)
 0 0 0 1






Only VTT_PSI_GPO# Default High
 Others Default Low



防測試線路




EMI CAP




			MICRO-STAR INT'L CO.,LTD	
			MS-7522	
Size Custom	Document Description GPIO Controller/EMI			Rev 2.0
Date: Tuesday, October 21, 2008		Sheet 42 of 49		

Reserve debug port 5020



Reserve debug port 5020



MICRO-STAR INT'L CO.,LTD

MS-7522



Size	Document Description	Rev
Custom	XDP PORT	2.0
Date: Tuesday, October 21, 2008	Sheet 43 of 49	



PD0-0752220-G37, 精成
PD0-0752220-E48, 競華



HEATSINK NUMBER到時要改與NB SB NUMBER一致




Optical Fiducial Marks-120




Optical Fiducial Marks-100



Mounting Holes



Simulation



MICRO-STAR INT'L CO.,LTD		
MS-7522		
Size	Document Description	Rev
Custom	Manual Parts	2.0
Date:	Friday, October 24, 2008	Sheet 44 of 49