


# Thurman UMA Schematics Document

## uFCPGA Mobile Merom

## Intel Crestline-GM + ICH8M


### 2007-11-19

### REV : -1 (DELL:A00)

<Variant Name>			
		<b>Wistron Corporation</b> <small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title <b>Thurman UMA</b>			
Size <b>A3</b>	Document Number <b>COVER PAGE</b>	Date: Friday, January 18, 2008	Rev <b>-1</b>
		Sheet 1 of 46	1

# Thurman UMA Block Diagram

Project code: 91.4C301.001  
 PCB P/N : 06253  
 REVISION : SB



<b>System DC/DC</b>		<b>TPS51120</b>	41
<b>INPUTS</b>	<b>OUTPUTS</b>		
+PWR_SRC	+5V_ALW +5V_SUS +3.3V_SUS +3.3V_RTC_LDO		
<b>System DC/DC</b>		<b>TPS51124</b>	42
+PWR_SRC	+1.05V_VCCP +1.5V_RUN		
<b>DDR2 DC/DC</b>		<b>TPS51117</b>	43
+PWR_SRC	+1.8V_SUS		
<b>LDO</b>		<b>TPS51100</b>	43
+1.8V_SUS	+0.9V_DDR_VTT V_DDR_MCH_REF		
<b>LDO</b>		<b>SC339SKTRT</b>	44
+PWR_SRC	+1.25V_RUN		

<b>Battery Charger</b>		<b>MAX8731</b>	38
<b>INPUTS</b>	<b>OUTPUTS</b>		
+PWR_SRC	+VCHGR		
<b>CPU DC/DC</b>		<b>ISL6260C</b>	39, 40
<b>INPUTS</b>	<b>OUTPUTS</b>		
+PWR_SRC	+VCC_CORE		

<b>PCB LAYER</b>	
L1: TOP	
L2: GND	
L3: Signal	
L4: Signal	
L5: VCC	
L6: Signal	
L7: GND	
L8: BOT	

<Variant Name>


**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**


Size: **A3** Document Number: **BLOCK DIAGRAM** Rev: **-1**

Date: Wednesday, November 07, 2007 Sheet 2 of 46

# ICH8 SMBus Block Diagram



# KBC SMBus Block Diagram



# CLOCK GEN CY28547

27M\_SS/LCD96\_100M SELECTION TABLE

BYTE 15 IO\_VOUT[2,1,0]

bits S1	Bit4 S0	Spread Spectrum S(10)
0	0	-0.5%(Default)
0	1	-1.0%
1	0	-1.5%
1	1	-2.0%

Bit2 IO_VOUT2	Bit1 IO_VOUT1	Bit0 IO_VOUT0	IO_VOUT[2,1,0]
0	0	0	0.3V
0	0	1	0.4V
0	1	0	0.5V
0	1	1	0.6V
1	0	0	0.7V
1	0	1	0.8V(Default)
1	1	0	0.9V
1	1	1	1.0V

PIN34 FCTSEL1	0 UMA	1 DISC.
PIN43	DOT96T	27M_NonSpread
PIN44	DOT96C	27M_Spread
PIN47	LCD100/96T	SRCT_0
PIN48	LCD100/96C	SRCC_0

SEL2 FSC	SEL1 FSB	SEL0 FSA	CPU	FSB
1	0	1	100M	X
0	0	1	133M	X
0	1	1	166M	667M
0	1	0	200M	800M

# INTEL CRESTLINE STRAP PIN

\* is Default setting

CFG Strap	Low	High
CFG 5	DMI X 2	DMI X 4 *
CFG 6	Moby Dick	Calistoga *
CFG 7	DT/Transportable CPU	Mobile CPU *
CFG 9	Reserved Lane	Normal Operation *
CFG 10	Reserved	Mobility *
CFG 11	Calistoga *	Reserved
CFG 16 FSB Dynamic ODT	Disabled	Enabled *
CFG 18 VCC Select	1.05V *	1.5V
CFG 19 DMI Lane Reserved	Normal Operation *	Reserved Lane
CFG 20 PCIE/SDVO Select	Only PCIE or SDVO is operation *	PCIE and SDVO are operation simu
SDVO_CTRLDATA	No SDVO Device present *	SDVO Device present

	CFG[13:12]
LL	Reserved
LH	XOR Mode Enabled
HL	All Z Mode Enabled
HH	Normal Operation *

# PCIE Routing ICH USB TABLE

LANE1	MiniCard WWAN
LANE2	MiniCard WLAN
LANE3	No use
LANE4	Express Card
LANE5	No use
LANE6	10/100 LOM

USB0	USB1
USB1	USB2
USB2	
USB3	
USB4	Biometric
USB5	Camera
USB6	Express Card
USB7	BT
USB8	
USB9	MINI Card WWAN

# PCI ROUTING

	IDSEL	INT	REQ	GNT
1394/MediaCard	AD17	C D	1	1

# INTEL ICH8-M STRAP PIN

Signal	Usage/When Sampled	Comment
HDA_SDOUIT	XOR Chain Entrance/PCIE Port Config 1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers:offset 224h)
HDA_SYNC	PCIE Port Config 1 bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIE Port Config 2 bit0, Rising Edge of PWROK.	Sets bit2 of RPC.PC(Config Registers:Offset 224h)
GPIO20	Reserved	Weak Internal PULL-DOWN.NOTE:This signal should not be pull HIGH.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0# SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05 VccSus1_5 and VccCL1_5 VRM Enable/Disable.Always sampled.	Enables integrated VccSus1_05,VccSus1_5 and VccCL1_5 VRM when sampled high
LAN100_SLP	Integrated VccLAN1_05 VccCL1_05 VRM enable /Disable. Always sampled.	Enables integrated VccLAN1_05,VccCL1_05 VRM when sampled high
SATALED#	PCIE LAN REVERSAL.Rising Edge of PWROK.	This signal has weak internal pull-up. set bit27 of MPC.LR(Device28:Function0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8M will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.(Offset:3410h:bit5)
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	Internal Pull-Up.If sampled low,the Flash Descriptor Security will be overridden.if high,the Security measures defined in the Flash Descriptor will be in effect. This should only be used in manufacturing environments

ICH_RSVDtp3	AZ DOUT ICH	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation(default)
1	1	Set PCIE port cofig bit1

A16 swap override strap		
PCI_GNT#3	low = A16 swap override enable	high = default

BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPT
1	0	DCT
1	1	LPC(Default)

integrated VccSus1_05,VccSus1_5,VccCL1_5		
SM_INTVRMEN	High=Enable	Low=Disable

integrated VccLAN1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable

DEFAULE HIGH



No Reboot Strap	
SPKR	LOW = Defaulte
	High=No Reboot

8.2K PULL HIGH

# INTEL ICH8-M INTEGRATED PULL-UPS and PULL-DOWNS


SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUIT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 20K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	TBD

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




**ITP Debug Conn.**


**CLKREQ PULL HIGH**





60ohm 100MHz  
3000mA 0.05ohm DC




Place near C10



**Pull low to Decide VTT\_PWRGD Low active**



ICS: 71.09333.A03 ICS9LPR333CKLFT  
SB: 70216



SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	X
0	1	1	166M	667M
0	1	0	200M	800M

PIN34	0 UMA	1 DISC.
FCTSEL1		
PIN43	DOT96T	27M_NonSpread
PIN44	DOT96C	27M_Spread
PIN47	LCD100/96T	SRCT_0
PIN48	LCD100/96C	SRCC_0

PIN9	PIN39
PGMODE	DISCRPTION
0	VTT_PWRGD#/PD
1	CKPWRGD/PD# (DEFAULT)

<Variant Name>


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**



Size: **A3** Document Number: **CLK\_GEN CY28547** Rev: **-1**

Date: Wednesday, November 07, 2007 Sheet 6 of 46

H\_A#(3..35) 9



Use old Symbol replace New P/N  
 original value:SKT-CPU478P-GP



layout note:Zo =55 ohm , 0.5" MAX for GTLREF

**TEST3 and TEST5**  
 For the purpose of testability, route these signals through a ground referenced Zo=55ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.

<Variant Name>



**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title  
**Thurman UMA**


Size **A3** Document Number **CPU-FSB(1/2)** Rev **-1**

Date: Wednesday, November 07, 2007 Sheet 7 of 46













H\_REF Decoupling Crestline close Crestline 100 mil



<Variant Name>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

**Thurman UMA**

Size A3 Document Number **GMCH-FSB LIBC (1/6)** Rev -1

Date: Wednesday, November 07, 2007 Sheet 9 of 46



\* is Default setting

CFG Strap	Low	High
CFG 5	DMI X 2	DMI X 4 *
CFG 6	Moby Dick	Calistoga *
CFG 7	DT/Transportable CPU	Mobile CPU *
CFG 9	Reserved Lane	Normal Operation *
CFG 10	Reserved	Mobility *
CFG 11	Calistoga *	Reserved
CFG 16	Disabled	Enabled *
CFG 18	VCC Select	1.05V *
CFG 19	DMI Lane Reserved	Normal Operation *
CFG 20	PCIE/SDVO Select	Only PCIE or SDVO is operation *
SDVO_CTRLDATA	No SDVO Device present *	SDVO Device present

CFG[13:12]	
LL	Reserved
LH	XOR Mode Enabled
HL	All Z Mode Enabled
HH	Normal Operation *
CFG[2..0] FSB Select	
LHL	FSB 800
LHH	FSB 667
Other	Reserved

6.7 CPU\_MCH\_BSEL0 <<> CPU\_MCH\_BSEL0 P27  
 6.7 CPU\_MCH\_BSEL1 <<> CPU\_MCH\_BSEL1 N27  
 6.7 CPU\_MCH\_BSEL2 <<> CPU\_MCH\_BSEL2 N24

Layout Note:  
 Location of all MCH\_CFG strap resistors needs to be close to minimize stub.




Layout Note:  
 MCH\_CLVREF ~ 0.350V  
 Width/Spacing = 12/12

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **Thurman UMA**  
 Size: **A3** Document Number: **GMCH-DM/DDR (2/6)** Rev: **-1**  
 Date: Wednesday, November 07, 2007 Sheet 10 of 46

15 DDR\_A\_D[0..63] <<>> DDR\_A\_D[0..63]



CRESTLINE-GP-U 71.CREST.00U



DDR\_A\_BS[0..2] <<>> DDR\_A\_BS[0..2] 15

16 DDR\_B\_D[0..63] <<>> DDR\_B\_D[0..63]

15 DDR\_A\_DM[0..7] <<>> DDR\_A\_DM[0..7] 15

15 DDR\_A\_DQS[0..7] <<>> DDR\_A\_DQS[0..7] 15

15 DDR\_A\_DQS#[0..7] <<>> DDR\_A\_DQS#[0..7] 15


15 DDR\_A\_MA[0..14] <<>> DDR\_A\_MA[0..14] 15

15 DDR\_A\_RAS# <<>> DDR\_A\_RAS# 15

TP6

15 DDR\_A\_WE# <<>> DDR\_A\_WE# 15

DDR\_B\_D[0..63] <<>> DDR\_B\_D[0..63]



CRESTLINE-GP-U 71.CREST.00U



DDR\_B\_BS[0..2] <<>> DDR\_B\_BS[0..2] 16

16 DDR\_B\_DM[0..7] <<>> DDR\_B\_DM[0..7] 16

16 DDR\_B\_DQS[0..7] <<>> DDR\_B\_DQS[0..7] 16

16 DDR\_B\_DQS#[0..7] <<>> DDR\_B\_DQS#[0..7] 16

16 DDR\_B\_MA[0..14] <<>> DDR\_B\_MA[0..14] 16

16 DDR\_B\_RAS# <<>> DDR\_B\_RAS# 16


TP5

16 DDR\_B\_WE# <<>> DDR\_B\_WE# 16


<-Variant Name->




Title		
Thurman UMA		
Size	Document Number	Rev
A3	GMCH-DDR (3/6)	-1
Date:	Wednesday, November 07, 2007	Sheet 11 of 46



Supply	Signal Group	Icc-max
+1.05V_VCCP	VCC	7.7A
+1.05V_VCCP	VCC_NCTF	A
+1.05V_VCCP	VTT	0.85A
+1.05V_VCCP	VCC_PEG	1.2A
+1.05V_VCCP	VCC_RXR_DMI	0.25A
+1.05V_VCCP	VCC_ATX	84.15mA
+1.8V_SUS	VCC_SM	2.4A
+1.8V_SUS	VCC_SM_CK	0.2A
+1.25V_RUN	VCCA_HPLL	0.05A
+1.25V_RUN	VCCA_MPLL	0.15A
+1.25V_RUN	VCCA_SM	0.735A
+1.25V_RUN	VCCA_SM_NCTF	A
+1.25V_RUN	VCCA_SM_CK	0.015A
+1.25V_RUN	VCCD_HPLL	0.25A
+1.25V_RUN	VCCA_AXD	0.2A
+1.25V_RUN	VCCA_AXD_NCTF	A
+1.25V_RUN	VCCA_PEG_PLL	0.1A
+1.25V_RUN	VCCA_PEG_PLL /VCCD_PEG_PLL	0.35A
+1.25V_RUN	VCCA_DMI	0.1A
+1.5V_RUN	VCCD_TVDAC	0.06A
+3.3V_RUN	VCCA_PEG_BG	0.005A
+3.3V_RUN	VCC_HV	0.1A



FOR VCC AXM NCTF AND VCC AXM



FOR VCC SM LF

Supply	Signal Group	Icc-max
+1.05V_VCCP	VCC	7.7A
+1.05V_VCCP	VCC_NCTF	A
+1.05V_VCCP	VTT	0.85A
+1.05V_VCCP	VCC_PEG	1.2A
+1.05V_VCCP	VCC_RXR_DMI	0.25A
+1.05V_VCCP	VCC_ATX	84.15mA
+1.8V_SUS	VCC_SM	2.4A
+1.8V_SUS	VCC_SM_CK	0.2A
+1.25V_RUN	VCCA_HPLL	0.05A
+1.25V_RUN	VCCA_MPLL	0.15A
+1.25V_RUN	VCCA_SM	0.735A
+1.25V_RUN	VCCA_SM_NCTF	A
+1.25V_RUN	VCCA_SM_CK	0.015A
+1.25V_RUN	VCCD_HPLL	0.25A
+1.25V_RUN	VCCA_AXD	0.2A
+1.25V_RUN	VCCA_AXD_NCTF	A
+1.25V_RUN	VCCA_PEG_PLL	0.1A
+1.25V_RUN	VCCA_PEG_PLL /VCCD_PEG_PLL	0.35A
+1.25V_RUN	VCCA_DMI	0.1A
+1.5V_RUN	VCCD_TVDAC	0.06A
+3.3V_RUN	VCCA_PEG_BG	0.005A
+3.3V_RUN	VCC_HV	0.1A

(Non-AMT)  
(667MHz)  
(667MHz)

CRESTLINE-GP-U 71.CREST.00U








Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Thurman UMA  
GMCH-POWER (4/6)


Size A3 Document Number Rev -1  
Date: Wednesday, November 07, 2007 Sheet 12 of 46











**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.  
 Title: **Thurman UMA**  
 Size: **A3** Document Number: **GMCH-GND/LVDA/VGA (6/6)** Rev: **-1**  
 Date: Wednesday, November 07, 2007 Sheet 14 of 46



REVERSE TYPE High 5.2 mm



<Variant Name>


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**





Size: **A3** Document Number: **DDR2-SODIMM1** Rev: **-1**

Date: Wednesday, November 07, 2007 Sheet 15 of 46





**REVERSE TYPE High 9.2 mm**




-Variant Name-

**DELL** **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**

Size	Document Number	Rev
Custom	<b>DDR2-SODIMM2</b>	<b>-1</b>

Date: Wednesday, November 07, 2007 Sheet 16 of 46



LAYOUT must support connectors from JAE, Molex, and Acon

SPDIF: Stuff  
R1123, R1113, R1115, R1117

<Variant Name>



21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**

Size: <b>A3</b>	Document Number: <b>Sii 1932</b>	Rev: <b>-1</b>
Date: <b>Wednesday, November 07, 2007</b>	Sheet: <b>17</b>	of: <b>46</b>

Setting R,G,B trace impedance to 50 ohm.

14 VGA\_RED  
14 VGA\_GRN  
14 VGA\_BLU





10ohm 100MHz  
500mA 0.25ohm DC

120ohm 100MHz  
200mA 0.2ohm DC



120ohm 100MHz  
200mA 0.2ohm DC

### CRT conn.




14 VGA\_HSYNC

14 VGA\_VSYNC



### HDMI CONN







Variant Name >

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**Thurman UMA**

Size **A3** Document Number **CRT/HDMI** Rev **-1**

Date: Wednesday, November 07, 2007 Sheet 18 of 46






We would like to change X5 to 82.10026.021 and X3 to 82.30001.691.

RTC circuitry

ICH8-Strap PIN

integrated VccSus1_05,VccSus1_5,VccCl1_5		
ICH_INTVRMEN	High=Enable	Low=Disable
integrated VccLan1_05VccCl1_05		
ICH_LAN100_SL#	High=Enable	Low=Disable



XOR Chain Entrance Strap

ICH_RSVD	ACZ_DOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation (default)
1	1	Set PCIE port cofig bit1

SM\_SATASB Place within 500 mil of ICH8-M

Change to 71.01CH8.M08





# ICH8-Strap PIN






BOOT BIOS Strap		
PCI_GNT#0 (R166)	SPI_CS#1 (R167)	BOOT BIOS Location
0	1	SPI(Default)
1	0	PCI
1	1	LPC

Al6 swap override strap	
PCI_GNT#3 (R168)	low = Al6 swap override enable high = default
low	Al6 swap override enable
high	default

PCI Interface Routing				
	IDSEL	INT	REQ	GNT
1394/MediaCard	AD17	C	1	1





Add Buffers as need for Loading and Fanout concerns




**PCIE Interface Routing**

LANE	Function
LANE1	MiniCard WWAN
LANE2	MiniCard WLAN
LANE3	No use
LANE4	Express Card
LANE5	No use
LANE6	LAN

**Layout Note:**  
Place R235, R237 and R234 within 500 mils from ICH.



USB0	USB1
USB1	USB2
USB2	
USB3	
USB4	Biometric
USB5	Camera
USB6	Express Card
USB7	BT
USB8	MINI Card WLAN
USB9	








USBBIAS close to ICH8M 500 mils and Trace impedance should be 60 ohm +/- 15%

**DELL Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



File: **Thurman UMA**

Size: A3 Document Number: **ICH8M-PCIE/USB/SPI/DMI (2/4)** Rev: -1

Date: Thursday, November 22, 2007 Sheet 21 of 46




CLK\_ICH\_48M and CLK\_ICH\_14M EMI Mode  
Place close to ICH8-M



### ICH8-Strap PIN

No Reboot Strap	
ICH_SPKR	LOW = Default
	High=No Reboot




<Variant Name>

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**

Size: <b>A3</b>	Document Number: <b>ICH8M-CL/PM/GPIO (3/4)</b>	Rev: <b>-1</b>
Date: <b>Wednesday, November 07, 2007</b>	Sheet: <b>22</b>	of: <b>46</b>





Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**Thurman UMA**

Size: Custom Document Number: ICH8M-POWER (4/4)  
 Date: Wednesday, November 07, 2007 Sheet 23 of 46

**SSID = THERMAL**

C276 Please Close to Guardian

Place near the bottom SODIMM CONN

REM\_DIODE1\_N and REM\_DIODE1\_P routing Trace width and Spacing use 10 / 10 mil  
Place inside CPU socket


C300 Please close to Guardian

REM\_DIODE4\_N and REM\_DIODE4\_P routing Trace width and Spacing use 10 / 10 mil

Thermal sensor for Mini Card should be placed TOP Side under WWAN CARD


H\_THERMDA and H\_THERMDC routing Trace width and Spacing use 10 / 10 mil

C260 Please Close to Guardian



Note :  
 $VSET = (T_p - 70) / 21$   
 $3.3 * (R411 / R406 + R411) = (T_p - 70) / 21$   
 Where  $T_p = 70$  to  $101$  degrees C  
 $T_p$  set at  $88$  degrees C  
 Guardian temp tolerance =  $\pm 3$  degrees C

Version B: 74.04001.A73



pull up on SIO


C916, C459, C472 Please Close to Guardian

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**

Size: **A3** Document Number: **FAN/EMC4001** Rev: **-1**

Date: Wednesday, November 07, 2007 Sheet 24 of 46




Core Power Decoupling

REGSEN12 and REGSEN25 should be routed using a trace from the load (PNP) back to the controller. Do not use a direct connection to the power plane. Use 8mils trace width for these signals

Layout Note: PNP Q64 and Q61 needs 0.5 inch by 0.5 inch thermal relief pad.

Place crystal less than 0.75" (~1.9cm) from LAN Controller


LAN CONN




Yellow LED:TX/RX  
Orange LED:Speed 100  
Green LED:Speed 10

**SSID = IDE & SATA**





## SATA HDD Connector



## ODD Connector



## Express Card



<Variant Name>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title  
**Thurman UMA**

Size A3 Document Number  
**HDD/ODD/TO EXPRESS BD CONN-1** Rev




Date: Wednesday, November 07, 2007 Sheet 26 of 46

JMINI Pin	Debug Pin Name	EC Pin
16	HOST_DEBUG_TX	70
17	HOST_DEBUG_RX	71
19	8051_TX	82
42	8051_RX	81





**DEBUG PINS**



**MiniCard WLAN connector**



**MiniCard WWAN connector**



Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**Thurman UMA**

MINICARD/WLAN/WWAN


Rev -1

Date: Wednesday, November 07, 2007 Sheet 27 of 46



**SSID = 1394**

600ohm 100MHz  
200mA 0.5ohm DC



<Variant Name>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Thurman UMA**

Size: **A3** Document Number: **1394 R5C833** Rev: **-1**


Date: Wednesday, November 07, 2007 Sheet 28 of 46









**Azalia I/F EMI**



**Azalia I/F EMI**




**Dell Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**Thurman UMA**


**CODEC STAC9228**

Size **A3** Document Number **22.10088.D41** Rev **-1**


Date: Thursday, November 22, 2007 Sheet 30 of 46




## Speaker



## LINE1 OUT




## GAIN SETTING




GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB


## Signal inverter for speaker shutdown



## AND Gate for HP Mute Function



## LINE2 OUT




Variant Name:

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**

Size: A3 Document Number: **AUDIO AMP** Rev: -1

Date: Wednesday, November 07, 2007 Sheet 31 of 46



Flash Recovery.  
1=Enabled  
0=Disabled

Low=  
Write Protected.

Flash Write  
Protect bottom  
4K of internal  
bootblock flash.





Variant Name:

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**

Size: **A3** Document Number: **KBC MEC5025/DEBUG CONN** Rev: **-1**






Date: **Wednesday, November 07, 2007** Sheet **32** of **46**



Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Thurman UMA  
 SIO ECE5011/SPI ROM

File: \_\_\_\_\_  
 Size: A3 Document Number: \_\_\_\_\_ Rev: -1  
 Date: Wednesday, November 07, 2007 Sheet 33 of 46















<Variant Name>

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**

Size: <b>A3</b>	Document Number: <b>SIO ECE1077/KB CONN/TP</b>	Rev: <b>-1</b>
Date: <b>Wednesday, November 07, 2007</b>	Sheet: <b>34</b> of <b>46</b>	



**LED Placement**

POWER	HDD	BATTERY
LED1	LED2	LED3

**Variant Name:**


**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**

Size: **A3** Document Number: **LED BD/Capacity Button BD** Rev: **-1**

Date: **Wednesday, November 07, 2007** Sheet **35** of **46**





<Variant Name>

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title

**Thurman UMA**

Size	Document Number	Rev
A3		-1


**Power On Logic**

Date: Wednesday, November 07, 2007 Sheet 36 of 46





# Adapter In




**Reserved for EMI**

+DC\_IN


Place near DCIN1

This cap should be used only as last resort for EMI suppression.


# USB



# CHARGER Board CONN



# CIR



<Variant Name>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Thurman UMA**

Size: **A3** Document Number: **DCIN/USB/CIR/CHARGER CONN** Rev: **-1**


Date: Thursday, November 22, 2007 Sheet 38 of 46

Thermal Design = 25.2  
 Peak Current [Ipeak] = 44A  
 OCP design = 1.2 \* Ipeak

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
 Inductor: 0.45UH ETQP4LR45XFC/ 68.R4510.10A  
 O/P cap: 330U 2V EESX0D331XE/ 79.33719.20L  
 H/S: SI7392DP/ POWERPAK-8/ 16.5mOhm/ 4.5Vgs/ 84.07392.A37  
 L/S: SI7336ADP/ POWERPAK-8/ 4mOhm/ 4.5Vgs/ 84.07336.B37



<Variant Name>





**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.



Title  
**Thurman UMA**

Size **A3** Document Number **CPU Core-01** Rev **-1**

Date: Thursday, November 22, 2007 Sheet 39 of 46




SB:70131





<Variant Name>



Title		
<b>Thurman UMA</b>		
Size	Document Number	Rev
A3	<b>CPU Core-02</b>	-1
Date:	Wednesday, November 07, 2007	Sheet 40 of 46



	GND	VREF2	FLXON	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 580k/CH2	280k/CH1 430k/CH2	220k/CH1 330k/CH2	180k/CH1 2870k/CH2
VFB1	N/A	not use	ADJ.	5V Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1,EN2	Switcher OFF	not use	Switcher ON	Switcher ON
EN3,EN5	LDO OFF	not use	LDO ON	VR203 ON



Variant Name >


**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title

**Thurman UMA**





Size **A3** Document Number **DCDC 5V/3V** Rev **-1**

Date: Wednesday, November 07, 2007 Sheet 41 of 46



$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$   
 $I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in}-V_{out}) * V_{out})/V_{in})$   
 I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
 Inductor: 1.5UH M MPL73-1R5 Delta 9Arms 18Apeak / 68.1R510.10I  
 O/P cap: 220U 2V EEFSX0D221ER 9mOhm 3Arms Panasonic/ 79.22719.2PL  
 H/S: FDS8884 SO-8/ 30mOhm/ 4.5Vgs/ 84.08884.037  
 L/S: FDS6690AS SO-8/ 15mOhm/ 4.5Vgs/ 84.06690.E37

Design Current = 6.0A  
 OCP design > 6.8A  
 Included 1.25V LDO(3.02A)



Design Current = 12.2A  
 OCP design > 15A

	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1+R2)/R2$  --> PWM mode  
 $V_{out} = 0.764V * (R1+R2)/R2$  --> Skip Mode

<Variant Name>


**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**

Size: <b>A3</b>	Document Number: <b>DCDC 1.5V/1.05V</b>	Rev: <b>-1</b>
Date: Wednesday, November 07, 2007	Sheet 42 of 46	





Design Current = 8.64A  
 OCP design = 12.34A



$$V_{out} = 0.75V * (R1 + R2) / R2$$

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
 Inductor: 1.5UH M MPL73-1R5 Delta 9Arms 18Apeak / 68.1R510.10I  
 O/P cap: 220U 4V 4TPE220MF 15mOhm 3.1Arms/ 77.22271.161  
 H/S & L/S: FDS8884 SO-8/ 30mOhm/ 4.5Vgs/ 84.08884.037  
 L/S: FDS8896 SO-8/ 7.3mOhm/ 4.5Vgs/ 84.08896.037  
 Ton = 200KOhm --> 330KHz



<Variant Name>


**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title

**Thurman UMA**




Size	Document Number	Rev
A3	DCDC 1.8V/0.9V	-1

Date: Wednesday, November 07, 2007 Sheet 43 of 46






-<Variant Name>


<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Thurman UMA</b>			
Size	Document Number	Rev	
<b>A3</b>	<b>DCDC 1.25V</b>	<b>-1</b>	
Date: Wednesday, November 07, 2007		Sheet 44	of 46



SW3 - 34.43E25.001  
 SW9 - 34.49Q02.001  
 SW5 - 34.34T31.001 (Only for UMA)  
 others-34.45T31.001



H12, H16: 34.45X06.001  
 H8: 34.4A908.001  
 H27: 34.47M04.001  
 H26: 34.4G901.001  
 H21: 34.4C401.001



<Variant Name>

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thurman UMA**

Size: <b>A3</b>	Document Number: <b>EMI&amp;MISC</b>	Rev: <b>-1</b>
Date: Thursday, November 22, 2007	Sheet 45 of 46	

DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER
		1				EE
		2				EE
		3				EE
		4				EE
		5				EE
		6				EE
		7				EE
		8				EE
		9				EE
		10				EE
		11				EE
		12				EE
		13				EE
		14				EE
2006/11/24		15				EE
		16				Power team
		17				EE
		18				EE
		19				EE
		20				EE
		22				
		23				
		24				
		25				
		26				

<Variant Name>



**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.